summaryrefslogtreecommitdiff
path: root/src/mem/PhysicalMemory.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/PhysicalMemory.py')
-rw-r--r--src/mem/PhysicalMemory.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/PhysicalMemory.py b/src/mem/PhysicalMemory.py
index 95cc73daa..c5f80b4c9 100644
--- a/src/mem/PhysicalMemory.py
+++ b/src/mem/PhysicalMemory.py
@@ -32,7 +32,7 @@ from MemObject import *
class PhysicalMemory(MemObject):
type = 'PhysicalMemory'
- port = VectorPort("the access port")
+ port = VectorSlavePort("the access port")
range = Param.AddrRange(AddrRange('128MB'), "Device Address")
file = Param.String('', "memory mapped file")
latency = Param.Latency('30ns', "latency of an access")