summaryrefslogtreecommitdiff
path: root/src/mem/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/SConscript')
-rw-r--r--src/mem/SConscript8
1 files changed, 7 insertions, 1 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript
index 0b0017f81..21335a709 100644
--- a/src/mem/SConscript
+++ b/src/mem/SConscript
@@ -32,8 +32,11 @@ Import('*')
SimObject('Bridge.py')
SimObject('Bus.py')
-SimObject('PhysicalMemory.py')
SimObject('MemObject.py')
+SimObject('PhysicalMemory.py')
+
+if env['RUBY']:
+ SimObject('RubyMemory.py')
Source('bridge.cc')
Source('bus.cc')
@@ -45,6 +48,9 @@ Source('port.cc')
Source('tport.cc')
Source('mport.cc')
+if env['RUBY']:
+ Source('rubymem.cc')
+
if env['FULL_SYSTEM']:
Source('vport.cc')
else: