summaryrefslogtreecommitdiff
path: root/src/mem/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/SConscript')
-rw-r--r--src/mem/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript
index 625eb0608..7c0d426d7 100644
--- a/src/mem/SConscript
+++ b/src/mem/SConscript
@@ -44,6 +44,7 @@ SimObject('SimpleMemory.py')
SimObject('XBar.py')
SimObject('HMCController.py')
SimObject('SerialLink.py')
+SimObject('MemDelay.py')
Source('abstract_mem.cc')
Source('addr_mapper.cc')
@@ -68,6 +69,7 @@ Source('tport.cc')
Source('xbar.cc')
Source('hmc_controller.cc')
Source('serial_link.cc')
+Source('mem_delay.cc')
if env['TARGET_ISA'] != 'null':
Source('fs_translating_port_proxy.cc')