summaryrefslogtreecommitdiff
path: root/src/mem/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/SConscript')
-rw-r--r--src/mem/SConscript3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript
index efb3c947a..3ffb3503a 100644
--- a/src/mem/SConscript
+++ b/src/mem/SConscript
@@ -32,10 +32,12 @@ Import('*')
SimObject('Bridge.py')
SimObject('Bus.py')
+SimObject('CommMonitor.py')
SimObject('MemObject.py')
Source('bridge.cc')
Source('bus.cc')
+Source('comm_monitor.cc')
Source('mem_object.cc')
Source('mport.cc')
Source('packet.cc')
@@ -57,6 +59,7 @@ if env['TARGET_ISA'] != 'no':
DebugFlag('Bus')
DebugFlag('BusAddrRanges')
DebugFlag('BusBridge')
+DebugFlag('CommMonitor')
DebugFlag('LLSC')
DebugFlag('MMU')
DebugFlag('MemoryAccess')