summaryrefslogtreecommitdiff
path: root/src/mem/SerialLink.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/SerialLink.py')
-rw-r--r--src/mem/SerialLink.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mem/SerialLink.py b/src/mem/SerialLink.py
index 02dcd4c7e..3331aeea6 100644
--- a/src/mem/SerialLink.py
+++ b/src/mem/SerialLink.py
@@ -42,12 +42,12 @@
# Erfan Azarkhish
from m5.params import *
-from m5.objects.MemObject import MemObject
+from m5.objects.ClockedObject import ClockedObject
# SerialLink is a simple variation of the Bridge class, with the ability to
# account for the latency of packet serialization.
-class SerialLink(MemObject):
+class SerialLink(ClockedObject):
type = 'SerialLink'
cxx_header = "mem/serial_link.hh"
slave = SlavePort('Slave port')