summaryrefslogtreecommitdiff
path: root/src/mem/cache/cache.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/cache/cache.hh')
-rw-r--r--src/mem/cache/cache.hh8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mem/cache/cache.hh b/src/mem/cache/cache.hh
index d2af1d8bf..788715e76 100644
--- a/src/mem/cache/cache.hh
+++ b/src/mem/cache/cache.hh
@@ -146,16 +146,16 @@ class Cache : public BaseCache
/** Instantiates a basic cache object. */
Cache(const std::string &_name, Params &params);
- bool doTimingAccess(Packet *pkt, CachePort *cachePort,
+ virtual bool doTimingAccess(Packet *pkt, CachePort *cachePort,
bool isCpuSide);
- Tick doAtomicAccess(Packet *pkt, CachePort *cachePort,
+ virtual Tick doAtomicAccess(Packet *pkt, CachePort *cachePort,
bool isCpuSide);
- void doFunctionalAccess(Packet *pkt, CachePort *cachePort,
+ virtual void doFunctionalAccess(Packet *pkt, CachePort *cachePort,
bool isCpuSide);
- void recvStatusChange(Port::Status status, bool isCpuSide);
+ virtual void recvStatusChange(Port::Status status, bool isCpuSide);
void regStats();