summaryrefslogtreecommitdiff
path: root/src/mem/cache/prefetch/SConscript
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/cache/prefetch/SConscript')
-rw-r--r--src/mem/cache/prefetch/SConscript2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mem/cache/prefetch/SConscript b/src/mem/cache/prefetch/SConscript
index 2310940c1..61291f715 100644
--- a/src/mem/cache/prefetch/SConscript
+++ b/src/mem/cache/prefetch/SConscript
@@ -30,8 +30,6 @@
Import('*')
-if env['TARGET_ISA'] == 'no':
- Return()
SimObject('Prefetcher.py')
Source('base.cc')