summaryrefslogtreecommitdiff
path: root/src/mem/cache
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/cache')
-rw-r--r--src/mem/cache/base.cc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mem/cache/base.cc b/src/mem/cache/base.cc
index 4ae6376db..c175d5958 100644
--- a/src/mem/cache/base.cc
+++ b/src/mem/cache/base.cc
@@ -48,6 +48,7 @@
#include "cpu/base.hh"
#include "cpu/smt.hh"
#include "debug/Cache.hh"
+#include "debug/Drain.hh"
#include "mem/cache/base.hh"
#include "mem/cache/mshr.hh"
#include "sim/full_system.hh"
@@ -752,6 +753,7 @@ BaseCache::drain(Event *de)
drainEvent = de;
changeState(SimObject::Draining);
+ DPRINTF(Drain, "Cache not drained\n");
return count;
}