summaryrefslogtreecommitdiff
path: root/src/mem/ruby/profiler/Profiler.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ruby/profiler/Profiler.hh')
-rw-r--r--src/mem/ruby/profiler/Profiler.hh15
1 files changed, 0 insertions, 15 deletions
diff --git a/src/mem/ruby/profiler/Profiler.hh b/src/mem/ruby/profiler/Profiler.hh
index ce11f7a7b..23efed67a 100644
--- a/src/mem/ruby/profiler/Profiler.hh
+++ b/src/mem/ruby/profiler/Profiler.hh
@@ -108,12 +108,6 @@ class Profiler : public SimObject
m_average_latency_estimate.add(latency);
}
- void recordPrediction(bool wasGood, bool wasPredicted);
-
- void startTransaction(int cpu);
- void endTransaction(int cpu);
- void profilePFWait(Cycles waitTime);
-
void controllerBusy(MachineID machID);
void bankBusy();
@@ -156,17 +150,10 @@ class Profiler : public SimObject
AddressProfiler* m_address_profiler_ptr;
AddressProfiler* m_inst_profiler_ptr;
- std::vector<int64> m_instructions_executed_at_start;
- std::vector<int64> m_cycles_executed_at_start;
-
Cycles m_ruby_start;
time_t m_real_time_start_time;
int64_t m_busyBankCount;
- Histogram m_multicast_retry_histogram;
-
- Histogram m_filter_action_histogram;
- Histogram m_tbeProfile;
Histogram m_read_sharing_histogram;
Histogram m_write_sharing_histogram;
@@ -174,8 +161,6 @@ class Profiler : public SimObject
int64 m_cache_to_cache;
int64 m_memory_to_cache;
- Histogram m_prefetchWaitHistogram;
-
std::vector<Histogram> m_missLatencyHistograms;
std::vector<Histogram> m_machLatencyHistograms;
std::vector< std::vector<Histogram> > m_missMachLatencyHistograms;