summaryrefslogtreecommitdiff
path: root/src/mem/ruby/structures/Cache.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ruby/structures/Cache.py')
-rw-r--r--src/mem/ruby/structures/Cache.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/mem/ruby/structures/Cache.py b/src/mem/ruby/structures/Cache.py
index 3acec32cf..7f26e659f 100644
--- a/src/mem/ruby/structures/Cache.py
+++ b/src/mem/ruby/structures/Cache.py
@@ -29,6 +29,7 @@
from m5.params import *
from m5.proxy import *
+from PseudoLRUReplacementPolicy import PseudoLRUReplacementPolicy
from m5.SimObject import SimObject
class RubyCache(SimObject):
@@ -38,7 +39,8 @@ class RubyCache(SimObject):
size = Param.MemorySize("capacity in bytes");
latency = Param.Cycles("");
assoc = Param.Int("");
- replacement_policy = Param.String("PSEUDO_LRU", "");
+ replacement_policy = Param.ReplacementPolicy(PseudoLRUReplacementPolicy(),
+ "")
start_index_bit = Param.Int(6, "index start, default 6 for 64-byte line");
is_icache = Param.Bool(False, "is instruction only cache");