summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/RubySystem.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ruby/system/RubySystem.hh')
-rw-r--r--src/mem/ruby/system/RubySystem.hh164
1 files changed, 164 insertions, 0 deletions
diff --git a/src/mem/ruby/system/RubySystem.hh b/src/mem/ruby/system/RubySystem.hh
new file mode 100644
index 000000000..7026f6756
--- /dev/null
+++ b/src/mem/ruby/system/RubySystem.hh
@@ -0,0 +1,164 @@
+/*
+ * Copyright (c) 1999-2012 Mark D. Hill and David A. Wood
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met: redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer;
+ * redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution;
+ * neither the name of the copyright holders nor the names of its
+ * contributors may be used to endorse or promote products derived from
+ * this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+/*
+ * Contains all of the various parts of the system we are simulating.
+ * Performs allocation, deallocation, and setup of all the major
+ * components of the system
+ */
+
+#ifndef __MEM_RUBY_SYSTEM_SYSTEM_HH__
+#define __MEM_RUBY_SYSTEM_SYSTEM_HH__
+
+#include "base/callback.hh"
+#include "base/output.hh"
+#include "mem/packet.hh"
+#include "mem/ruby/profiler/Profiler.hh"
+#include "mem/ruby/slicc_interface/AbstractController.hh"
+#include "mem/ruby/system/CacheRecorder.hh"
+#include "params/RubySystem.hh"
+#include "sim/clocked_object.hh"
+
+class Network;
+class AbstractController;
+
+class RubySystem : public ClockedObject
+{
+ public:
+ class RubyEvent : public Event
+ {
+ public:
+ RubyEvent(RubySystem* _ruby_system)
+ {
+ m_ruby_system = _ruby_system;
+ }
+ private:
+ void process();
+
+ RubySystem* m_ruby_system;
+ };
+
+ friend class RubyEvent;
+
+ typedef RubySystemParams Params;
+ RubySystem(const Params *p);
+ ~RubySystem();
+
+ // config accessors
+ static int getRandomization() { return m_randomization; }
+ static uint32_t getBlockSizeBytes() { return m_block_size_bytes; }
+ static uint32_t getBlockSizeBits() { return m_block_size_bits; }
+ static uint32_t getMemorySizeBits() { return m_memory_size_bits; }
+ static bool getWarmupEnabled() { return m_warmup_enabled; }
+ static bool getCooldownEnabled() { return m_cooldown_enabled; }
+
+ SimpleMemory *getPhysMem() { return m_phys_mem; }
+ Cycles getStartCycle() { return m_start_cycle; }
+ const bool getAccessBackingStore() { return m_access_backing_store; }
+
+ // Public Methods
+ Profiler*
+ getProfiler()
+ {
+ assert(m_profiler != NULL);
+ return m_profiler;
+ }
+
+ void regStats() { m_profiler->regStats(name()); }
+ void collateStats() { m_profiler->collateStats(); }
+ void resetStats();
+
+ void memWriteback();
+ void serialize(CheckpointOut &cp) const M5_ATTR_OVERRIDE;
+ void unserialize(CheckpointIn &cp) M5_ATTR_OVERRIDE;
+ void drainResume() M5_ATTR_OVERRIDE;
+ void process();
+ void startup();
+ bool functionalRead(Packet *ptr);
+ bool functionalWrite(Packet *ptr);
+
+ void registerNetwork(Network*);
+ void registerAbstractController(AbstractController*);
+
+ bool eventQueueEmpty() { return eventq->empty(); }
+ void enqueueRubyEvent(Tick tick)
+ {
+ RubyEvent* e = new RubyEvent(this);
+ schedule(e, tick);
+ }
+
+ private:
+ // Private copy constructor and assignment operator
+ RubySystem(const RubySystem& obj);
+ RubySystem& operator=(const RubySystem& obj);
+
+ void makeCacheRecorder(uint8_t *uncompressed_trace,
+ uint64_t cache_trace_size,
+ uint64_t block_size_bytes);
+
+ static void readCompressedTrace(std::string filename,
+ uint8_t *&raw_data,
+ uint64_t &uncompressed_trace_size);
+ static void writeCompressedTrace(uint8_t *raw_data, std::string file,
+ uint64_t uncompressed_trace_size);
+
+ private:
+ // configuration parameters
+ static bool m_randomization;
+ static uint32_t m_block_size_bytes;
+ static uint32_t m_block_size_bits;
+ static uint32_t m_memory_size_bits;
+
+ static bool m_warmup_enabled;
+ static unsigned m_systems_to_warmup;
+ static bool m_cooldown_enabled;
+ SimpleMemory *m_phys_mem;
+ const bool m_access_backing_store;
+
+ Network* m_network;
+ std::vector<AbstractController *> m_abs_cntrl_vec;
+ Cycles m_start_cycle;
+
+ public:
+ Profiler* m_profiler;
+ CacheRecorder* m_cache_recorder;
+ std::vector<std::map<uint32_t, AbstractController *> > m_abstract_controls;
+};
+
+class RubyStatsCallback : public Callback
+{
+ private:
+ RubySystem *m_ruby_system;
+
+ public:
+ virtual ~RubyStatsCallback() {}
+ RubyStatsCallback(RubySystem *system) : m_ruby_system(system) {}
+ void process() { m_ruby_system->collateStats(); }
+};
+
+#endif // __MEM_RUBY_SYSTEM_SYSTEM_HH__