summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/Sequencer.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ruby/system/Sequencer.py')
-rw-r--r--src/mem/ruby/system/Sequencer.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/ruby/system/Sequencer.py b/src/mem/ruby/system/Sequencer.py
index 8b6128f56..d7f9aa1a7 100644
--- a/src/mem/ruby/system/Sequencer.py
+++ b/src/mem/ruby/system/Sequencer.py
@@ -39,6 +39,7 @@ class RubyPort(MemObject):
pio_port = Port("Ruby_pio_port")
physmem = Param.PhysicalMemory("")
physMemPort = Port("port to physical memory")
+ using_ruby_tester = Param.Bool(False, "")
class RubySequencer(RubyPort):
type = 'RubySequencer'
@@ -49,7 +50,6 @@ class RubySequencer(RubyPort):
"max requests (incl. prefetches) outstanding")
deadlock_threshold = Param.Int(500000,
"max outstanding cycles for a request before deadlock/livelock declared")
- using_ruby_tester = Param.Bool(False, "")
class DMASequencer(RubyPort):
type = 'DMASequencer'