summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/WireBuffer.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/ruby/system/WireBuffer.py')
-rw-r--r--src/mem/ruby/system/WireBuffer.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mem/ruby/system/WireBuffer.py b/src/mem/ruby/system/WireBuffer.py
index bca19b4df..f48ab1f95 100644
--- a/src/mem/ruby/system/WireBuffer.py
+++ b/src/mem/ruby/system/WireBuffer.py
@@ -32,3 +32,4 @@ from m5.SimObject import SimObject
class RubyWireBuffer(SimObject):
type = 'RubyWireBuffer'
cxx_class = 'WireBuffer'
+ cxx_header = "mem/ruby/system/WireBuffer.hh"