summaryrefslogtreecommitdiff
path: root/src/mem/slicc
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/slicc')
-rw-r--r--src/mem/slicc/symbols/StateMachine.py11
1 files changed, 7 insertions, 4 deletions
diff --git a/src/mem/slicc/symbols/StateMachine.py b/src/mem/slicc/symbols/StateMachine.py
index 8a4d7d9b5..e90abaf44 100644
--- a/src/mem/slicc/symbols/StateMachine.py
+++ b/src/mem/slicc/symbols/StateMachine.py
@@ -144,10 +144,13 @@ class StateMachine(Symbol):
self.TBEType = type
elif "interface" in type and "AbstractCacheEntry" == type["interface"]:
- if self.EntryType != None:
- self.error("Multiple AbstractCacheEntry types in a " \
- "single machine.");
- self.EntryType = type
+ if "main" in type and "false" == type["main"].lower():
+ pass # this isn't the EntryType
+ else:
+ if self.EntryType != None:
+ self.error("Multiple AbstractCacheEntry types in a " \
+ "single machine.");
+ self.EntryType = type
# Needs to be called before accessing the table
def buildTable(self):