summaryrefslogtreecommitdiff
path: root/src/mem
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem')
-rw-r--r--src/mem/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript
index b572f703c..0fdf9f9bb 100644
--- a/src/mem/SConscript
+++ b/src/mem/SConscript
@@ -35,6 +35,8 @@ SimObject('Bus.py')
SimObject('PhysicalMemory.py')
SimObject('MemObject.py')
+Dir('config')
+
Source('bridge.cc')
Source('bus.cc')
Source('dram.cc')