summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/PhysicalMemory.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/python/m5/objects/PhysicalMemory.py')
-rw-r--r--src/python/m5/objects/PhysicalMemory.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/python/m5/objects/PhysicalMemory.py b/src/python/m5/objects/PhysicalMemory.py
index b8df6229e..c389e4a7f 100644
--- a/src/python/m5/objects/PhysicalMemory.py
+++ b/src/python/m5/objects/PhysicalMemory.py
@@ -8,7 +8,7 @@ class PhysicalMemory(MemObject):
functional = Port("Functional Access Port")
range = Param.AddrRange(AddrRange('128MB'), "Device Address")
file = Param.String('', "memory mapped file")
- latency = Param.Latency(Parent.clock, "latency of an access")
+ latency = Param.Latency('1t', "latency of an access")
zero = Param.Bool(False, "zero initialize memory")
class DRAMMemory(PhysicalMemory):