summaryrefslogtreecommitdiff
path: root/src/sim/ClockedObject.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/sim/ClockedObject.py')
-rw-r--r--src/sim/ClockedObject.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/sim/ClockedObject.py b/src/sim/ClockedObject.py
index 2b742ec1e..c8bf809be 100644
--- a/src/sim/ClockedObject.py
+++ b/src/sim/ClockedObject.py
@@ -66,6 +66,9 @@ class ClockedObject(SimObject):
# parent's clock domain by default
clk_domain = Param.ClockDomain(Parent.clk_domain, "Clock domain")
+ # Power model for this ClockedObject
+ power_model = Param.PowerModel(NULL, "Power model")
+
# Provide initial power state, should ideally get redefined in startup
# routine
default_p_state = Param.PwrState("UNDEFINED", "Default Power State")