summaryrefslogtreecommitdiff
path: root/src/sim/Process.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/sim/Process.py')
-rw-r--r--src/sim/Process.py6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/sim/Process.py b/src/sim/Process.py
index bb76b5cf7..55ccc50d0 100644
--- a/src/sim/Process.py
+++ b/src/sim/Process.py
@@ -33,6 +33,7 @@ from m5.proxy import *
class Process(SimObject):
type = 'Process'
abstract = True
+ cxx_header = "sim/process.hh"
input = Param.String('cin', "filename for stdin")
output = Param.String('cout', 'filename for stdout')
errout = Param.String('cerr', 'filename for stderr')
@@ -40,15 +41,12 @@ class Process(SimObject):
max_stack_size = Param.MemorySize('64MB', 'maximum size of the stack')
@classmethod
- def export_method_cxx_predecls(cls, code):
- code('#include "sim/process.hh"')
-
- @classmethod
def export_methods(cls, code):
code('bool map(Addr vaddr, Addr paddr, int size);')
class LiveProcess(Process):
type = 'LiveProcess'
+ cxx_header = "sim/process.hh"
executable = Param.String('', "executable (overrides cmd[0] if set)")
cmd = VectorParam.String("command line (executable plus arguments)")
env = VectorParam.String([], "environment settings")