summaryrefslogtreecommitdiff
path: root/src/sim/System.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/sim/System.py')
-rw-r--r--src/sim/System.py5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/sim/System.py b/src/sim/System.py
index 95162be89..b8f15c209 100644
--- a/src/sim/System.py
+++ b/src/sim/System.py
@@ -33,6 +33,7 @@ from m5.defines import buildEnv
from m5.params import *
from m5.proxy import *
+from DVFSHandler import *
from SimpleMemory import *
class MemoryMode(Enum): vals = ['invalid', 'atomic', 'timing',
@@ -88,3 +89,7 @@ class System(MemObject):
load_addr_mask = Param.UInt64(0xffffffffff,
"Address to mask loading binaries with")
load_offset = Param.UInt64(0, "Address to offset loading binaries with")
+
+ # Dynamic voltage and frequency handler for the system, disabled by default
+ # Provide list of domains that need to be controlled by the handler
+ dvfs_handler = DVFSHandler()