summaryrefslogtreecommitdiff
path: root/src/sim/System.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/sim/System.py')
-rw-r--r--src/sim/System.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/sim/System.py b/src/sim/System.py
index f45decb6b..51b1a743f 100644
--- a/src/sim/System.py
+++ b/src/sim/System.py
@@ -45,8 +45,8 @@ from m5.defines import buildEnv
from m5.params import *
from m5.proxy import *
-from DVFSHandler import *
-from SimpleMemory import *
+from m5.objects.DVFSHandler import *
+from m5.objects.SimpleMemory import *
class MemoryMode(Enum): vals = ['invalid', 'atomic', 'timing',
'atomic_noncaching']