summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/ClockedObject.py2
-rw-r--r--src/sim/clocked_object.cc4
2 files changed, 3 insertions, 3 deletions
diff --git a/src/sim/ClockedObject.py b/src/sim/ClockedObject.py
index c8bf809be..2d6171888 100644
--- a/src/sim/ClockedObject.py
+++ b/src/sim/ClockedObject.py
@@ -67,7 +67,7 @@ class ClockedObject(SimObject):
clk_domain = Param.ClockDomain(Parent.clk_domain, "Clock domain")
# Power model for this ClockedObject
- power_model = Param.PowerModel(NULL, "Power model")
+ power_model = VectorParam.PowerModel([], "Power models")
# Provide initial power state, should ideally get redefined in startup
# routine
diff --git a/src/sim/clocked_object.cc b/src/sim/clocked_object.cc
index f1e3134c3..56389119a 100644
--- a/src/sim/clocked_object.cc
+++ b/src/sim/clocked_object.cc
@@ -49,8 +49,8 @@ ClockedObject::ClockedObject(const ClockedObjectParams *p) :
prvEvalTick(0)
{
// Register the power_model with the object
- if (p->power_model)
- p->power_model->setClockedObject(this);
+ for (auto & power_model: p->power_model)
+ power_model->setClockedObject(this);
}
void