summaryrefslogtreecommitdiff
path: root/src/systemc/tests/include/ExplicitLTTarget.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/systemc/tests/include/ExplicitLTTarget.h')
-rw-r--r--src/systemc/tests/include/ExplicitLTTarget.h124
1 files changed, 124 insertions, 0 deletions
diff --git a/src/systemc/tests/include/ExplicitLTTarget.h b/src/systemc/tests/include/ExplicitLTTarget.h
new file mode 100644
index 000000000..2c308d966
--- /dev/null
+++ b/src/systemc/tests/include/ExplicitLTTarget.h
@@ -0,0 +1,124 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+#ifndef __EXPLICIT_LT_TARGET_H__
+#define __EXPLICIT_LT_TARGET_H__
+
+#include "tlm.h"
+#include "tlm_utils/simple_target_socket.h"
+//#include <systemc>
+#include <cassert>
+#include <vector>
+#include <queue>
+//#include <iostream>
+
+class ExplicitLTTarget : public sc_core::sc_module
+{
+public:
+ typedef tlm::tlm_generic_payload transaction_type;
+ typedef tlm::tlm_phase phase_type;
+ typedef tlm::tlm_sync_enum sync_enum_type;
+ typedef tlm_utils::simple_target_socket<ExplicitLTTarget> target_socket_type;
+
+public:
+ target_socket_type socket;
+
+public:
+ SC_HAS_PROCESS(ExplicitLTTarget);
+ ExplicitLTTarget(sc_core::sc_module_name name) :
+ sc_core::sc_module(name),
+ socket("socket")
+ {
+ // register nb_transport method
+ socket.register_b_transport(this, &ExplicitLTTarget::myBTransport);
+ socket.register_transport_dbg(this, &ExplicitLTTarget::transport_dbg);
+ }
+
+ void myBTransport(transaction_type& trans, sc_core::sc_time& t)
+ {
+ sc_dt::uint64 address = trans.get_address();
+ assert(address < 400);
+
+ unsigned int& data = *reinterpret_cast<unsigned int*>(trans.get_data_ptr());
+ if (trans.get_command() == tlm::TLM_WRITE_COMMAND) {
+ std::cout << name() << ": Received write request: A = 0x"
+ << std::hex << (unsigned int)address << ", D = 0x" << data
+ << std::dec << " @ " << sc_core::sc_time_stamp()
+ << std::endl;
+
+ *reinterpret_cast<unsigned int*>(&mMem[address]) = data;
+
+ // Synchronization on demand (eg need to assert an interrupt)
+ // Wait for passed timing annotation + wait for an extra 50 ns
+ wait(t + sc_core::sc_time(50, sc_core::SC_NS));
+ t = sc_core::SC_ZERO_TIME;
+
+ // We are synchronized, we can read/write sc_signals, wait,...
+
+ *reinterpret_cast<unsigned int*>(trans.get_data_ptr()) =
+ *reinterpret_cast<unsigned int*>(&mMem[address]);
+
+ } else {
+ std::cout << name() << ": Received read request: A = 0x"
+ << std::hex << (unsigned int)address
+ << std::dec << " @ " << sc_core::sc_time_stamp()
+ << std::endl;
+
+ data = *reinterpret_cast<unsigned int*>(&mMem[address]);
+
+ // Finish transaction (use timing annotation)
+ t += sc_core::sc_time(100, sc_core::SC_NS);
+ }
+
+ trans.set_response_status(tlm::TLM_OK_RESPONSE);
+ }
+
+ unsigned int transport_dbg(transaction_type& r)
+ {
+ if (r.get_address() >= 400) return 0;
+
+ unsigned int tmp = (int)r.get_address();
+ unsigned int num_bytes;
+ if (tmp + r.get_data_length() >= 400) {
+ num_bytes = 400 - tmp;
+
+ } else {
+ num_bytes = r.get_data_length();
+ }
+ if (!r.is_read() && !r.is_write()) {
+ return 0;
+ }
+ if (r.is_read()) {
+ for (unsigned int i = 0; i < num_bytes; ++i) {
+ r.get_data_ptr()[i] = mMem[i + tmp];
+ }
+
+ } else {
+ for (unsigned int i = 0; i < num_bytes; ++i) {
+ mMem[i + tmp] = r.get_data_ptr()[i];
+ }
+ }
+ return num_bytes;
+ }
+
+private:
+ unsigned char mMem[400];
+};
+
+#endif