summaryrefslogtreecommitdiff
path: root/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing
diff options
context:
space:
mode:
Diffstat (limited to 'src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing')
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/common.h49
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.cpp62
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.h77
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/golden/sharing.log39
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/main.cpp97
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.cpp109
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.f4
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.h108
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.cpp88
-rw-r--r--src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.h80
10 files changed, 713 insertions, 0 deletions
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/common.h b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/common.h
new file mode 100644
index 000000000..60baad076
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/common.h
@@ -0,0 +1,49 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ common.h --
+
+ Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#ifndef COMMON_H
+#define COMMON_H
+
+#include "systemc.h"
+
+typedef sc_signal<sc_bv<4> > sc_signal_bool_vector4;
+typedef sc_signal<sc_bv<5> > sc_signal_bool_vector5;
+typedef sc_signal<sc_bv<6> > sc_signal_bool_vector6;
+typedef sc_signal<sc_bv<7> > sc_signal_bool_vector7;
+typedef sc_signal<sc_bv<8> > sc_signal_bool_vector8;
+
+#endif
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.cpp b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.cpp
new file mode 100644
index 000000000..b13920d6c
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.cpp
@@ -0,0 +1,62 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ display.cpp --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "display.h"
+
+void display::entry(){
+ int i = 0;
+
+ wait(2);
+ while(1) {
+ // Reading Data, and Counter i,j is counted up.
+ while (in_valid.read()==false) wait();
+ cout << "Display : "
+ << in_data1.read() << " "
+ << in_data3.read() << " "
+ << in_data3.read() << " "
+ << in_data4.read() << " "
+ << in_data5.read() << " "
+ << " at " << sc_time_stamp() << endl;
+
+ i++;
+ if(i == 24) sc_stop();
+ wait();
+ }
+}
+
+
+// EOF
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.h b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.h
new file mode 100644
index 000000000..524ee27b0
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/display.h
@@ -0,0 +1,77 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ display.h --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "common.h"
+
+SC_MODULE( display )
+{
+ SC_HAS_PROCESS( display );
+
+ sc_in_clk clk;
+
+ const sc_signal_bool_vector4& in_data1; // Input port
+ const sc_signal_bool_vector5& in_data2; // Input port
+ const sc_signal_bool_vector6& in_data3; // Input port
+ const sc_signal_bool_vector7& in_data4; // Input port
+ const sc_signal_bool_vector8& in_data5; // Input port
+ const sc_signal<bool>& in_valid;
+
+ display( sc_module_name NAME,
+ sc_clock& CLK,
+ const sc_signal_bool_vector4& IN_DATA1,
+ const sc_signal_bool_vector5& IN_DATA2,
+ const sc_signal_bool_vector6& IN_DATA3,
+ const sc_signal_bool_vector7& IN_DATA4,
+ const sc_signal_bool_vector8& IN_DATA5,
+ const sc_signal<bool>& IN_VALID
+ )
+ :
+ in_data1(IN_DATA1),
+ in_data2(IN_DATA2),
+ in_data3(IN_DATA3),
+ in_data4(IN_DATA4),
+ in_data5(IN_DATA5),
+ in_valid(IN_VALID)
+ {
+ clk(CLK);
+ SC_CTHREAD( entry, clk.pos() );
+ }
+
+ void entry();
+};
+
+// EOF
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/golden/sharing.log b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/golden/sharing.log
new file mode 100644
index 000000000..dda9320f3
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/golden/sharing.log
@@ -0,0 +1,39 @@
+SystemC Simulation
+Stimuli : 0 0 0 0 0 at 23 ns
+Display : 1010 001010 001010 0001010 00001010 at 27 ns
+Display : 1011 001011 001011 0010100 00001011 at 30 ns
+Stimuli : 1 1 1 1 1 at 44 ns
+Display : 1011 001011 001011 0001011 00001011 at 48 ns
+Display : 1100 001100 001100 0010101 00001100 at 51 ns
+Stimuli : 2 2 2 2 2 at 65 ns
+Display : 1100 001100 001100 0001100 00001100 at 69 ns
+Display : 1101 001101 001101 0010110 00001101 at 72 ns
+Stimuli : 3 3 3 3 3 at 86 ns
+Display : 1101 001101 001101 0001101 00001101 at 90 ns
+Display : 1110 001110 001110 0010111 00001110 at 93 ns
+Stimuli : 4 4 4 4 4 at 107 ns
+Display : 1110 001110 001110 0001110 00001110 at 111 ns
+Display : 1111 001111 001111 0011000 00001111 at 114 ns
+Stimuli : 5 5 5 5 5 at 128 ns
+Display : 1111 001111 001111 0001111 00001111 at 132 ns
+Display : 0000 010000 010000 0011001 00010000 at 135 ns
+Stimuli : 6 6 6 6 6 at 149 ns
+Display : 0000 010000 010000 0010000 00010000 at 153 ns
+Display : 0001 010001 010001 0011010 00010001 at 156 ns
+Stimuli : 7 7 7 7 7 at 170 ns
+Display : 0001 010001 010001 0010001 00010001 at 174 ns
+Display : 0010 010010 010010 0011011 00010010 at 177 ns
+Stimuli : -8 8 8 8 8 at 191 ns
+Display : 0010 010010 010010 0010010 00010010 at 195 ns
+Display : 0011 010011 010011 0011100 00010011 at 198 ns
+Stimuli : -7 9 9 9 9 at 212 ns
+Display : 0011 010011 010011 0010011 00010011 at 216 ns
+Display : 0100 010100 010100 0011101 00010100 at 219 ns
+Stimuli : -6 10 10 10 10 at 233 ns
+Display : 0100 010100 010100 0010100 00010100 at 237 ns
+Display : 0101 010101 010101 0011110 00010101 at 240 ns
+Stimuli : -5 11 11 11 11 at 254 ns
+Display : 0101 010101 010101 0010101 00010101 at 258 ns
+Display : 0110 010110 010110 0011111 00010110 at 261 ns
+
+Info: /OSCI/SystemC: Simulation stopped by user.
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/main.cpp b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/main.cpp
new file mode 100644
index 000000000..056a41e79
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/main.cpp
@@ -0,0 +1,97 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ main.cpp --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "stimulus.h"
+#include "display.h"
+#include "sharing.h"
+
+int sc_main (int argc , char *argv[]) {
+ sc_clock clock;
+ sc_signal<bool> reset;
+ sc_signal_bool_vector4 stimulus_line1;
+ sc_signal_bool_vector5 stimulus_line2;
+ sc_signal_bool_vector6 stimulus_line3;
+ sc_signal_bool_vector7 stimulus_line4;
+ sc_signal_bool_vector8 stimulus_line5;
+ sc_signal<bool> input_valid;
+ sc_signal<bool> output_valid;
+ sc_signal_bool_vector4 result_line1;
+ sc_signal_bool_vector5 result_line2;
+ sc_signal_bool_vector6 result_line3;
+ sc_signal_bool_vector7 result_line4;
+ sc_signal_bool_vector8 result_line5;
+
+ stimulus stimulus1("stimulus_block",
+ clock,
+ reset,
+ stimulus_line1,
+ stimulus_line2,
+ stimulus_line3,
+ stimulus_line4,
+ stimulus_line5,
+ input_valid);
+
+ sharing sharing1 ( "process_body",
+ clock,
+ reset,
+ stimulus_line1,
+ stimulus_line2,
+ stimulus_line3,
+ stimulus_line4,
+ stimulus_line5,
+ input_valid,
+ result_line1,
+ result_line2,
+ result_line3,
+ result_line4,
+ result_line5,
+ output_valid);
+
+ display display1 ( "display",
+ clock,
+ result_line1,
+ result_line2,
+ result_line3,
+ result_line4,
+ result_line5,
+ output_valid);
+
+ sc_start();
+ return 0;
+}
+
+// EOF
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.cpp b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.cpp
new file mode 100644
index 000000000..aa1dca4c5
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.cpp
@@ -0,0 +1,109 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ sharing.cpp --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "sharing.h"
+
+void sharing::entry(){
+
+ sc_bigint<4> tmp1;
+ sc_biguint<5> tmp2;
+ sc_bigint<6> tmp3;
+ sc_biguint<7> tmp4;
+ sc_biguint<8> tmp5;
+
+ // reset_loop
+ if (reset.read() == true) {
+ out_valid.write(false);
+ wait();
+ } else wait();
+
+ //
+ // main loop
+ //
+ //
+ while(1) {
+ while(in_valid.read()==false) wait();
+ wait();
+
+ //reading the inputs
+ tmp1 = in_value1.read();
+ tmp2 = in_value2.read();
+ tmp3 = in_value3.read();
+ tmp4 = in_value4.read();
+ tmp5 = in_value5.read();
+
+ //execute simple operations
+ tmp1 = tmp1 + 10;
+ tmp2 = tmp2 + 10;
+ tmp3 = tmp3 + 10;
+ tmp4 = tmp4 + 10;
+ tmp5 = tmp5 + 10;
+ wait();
+
+ // write outputs
+ out_value1.write(tmp1);
+ out_value2.write(tmp2);
+ out_value3.write(tmp3);
+ out_value4.write(tmp4);
+ out_value5.write(tmp5);
+ out_valid.write(true);
+ wait();
+ out_valid.write(false);
+ wait();
+ //execute simple operations
+ tmp1 = tmp1 + 1;
+ tmp2 = tmp2 + 10;
+ tmp3 = tmp3 + 1;
+ tmp4 = tmp4 + 10;
+ tmp5 = tmp5 + 1;
+ wait();
+
+ // write outputs
+ out_value1.write(tmp1);
+ out_value2.write(tmp2);
+ out_value3.write(tmp3);
+ out_value4.write(tmp4);
+ out_value5.write(tmp5);
+ out_valid.write(true);
+ wait();
+ out_valid.write(false);
+ wait();
+ }
+}
+
+// EOF
+
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.f b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.f
new file mode 100644
index 000000000..0c0f3ff29
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.f
@@ -0,0 +1,4 @@
+sharing/stimulus.cpp
+sharing/display.cpp
+sharing/sharing.cpp
+sharing/main.cpp
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.h b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.h
new file mode 100644
index 000000000..d185d964c
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/sharing.h
@@ -0,0 +1,108 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ sharing.h --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "common.h"
+
+SC_MODULE( sharing )
+{
+ SC_HAS_PROCESS( sharing );
+
+ sc_in_clk clk;
+
+ const sc_signal<bool>& reset ;
+ const sc_signal_bool_vector4& in_value1; // Input port
+ const sc_signal_bool_vector5& in_value2; // Input port
+ const sc_signal_bool_vector6& in_value3; // Input port
+ const sc_signal_bool_vector7& in_value4; // Input port
+ const sc_signal_bool_vector8& in_value5; // Input port
+ const sc_signal<bool>& in_valid; // Input port
+ sc_signal_bool_vector4& out_value1; // Output port
+ sc_signal_bool_vector5& out_value2; // Output port
+ sc_signal_bool_vector6& out_value3; // Output port
+ sc_signal_bool_vector7& out_value4; // Output port
+ sc_signal_bool_vector8& out_value5; // Output port
+ sc_signal<bool>& out_valid; // Output port
+
+ //
+ // Constructor
+ //
+
+ sharing (
+ sc_module_name NAME, // referense name
+ sc_clock& CLK, // clock
+ const sc_signal<bool>& RESET,
+ const sc_signal_bool_vector4& IN_VALUE1,
+ const sc_signal_bool_vector5& IN_VALUE2,
+ const sc_signal_bool_vector6& IN_VALUE3,
+ const sc_signal_bool_vector7& IN_VALUE4,
+ const sc_signal_bool_vector8& IN_VALUE5,
+ const sc_signal<bool>& IN_VALID, // Input port
+ sc_signal_bool_vector4& OUT_VALUE1,
+ sc_signal_bool_vector5& OUT_VALUE2,
+ sc_signal_bool_vector6& OUT_VALUE3,
+ sc_signal_bool_vector7& OUT_VALUE4,
+ sc_signal_bool_vector8& OUT_VALUE5,
+ sc_signal<bool>& OUT_VALID // Output port
+ )
+ :
+ reset (RESET),
+ in_value1 (IN_VALUE1),
+ in_value2 (IN_VALUE2),
+ in_value3 (IN_VALUE3),
+ in_value4 (IN_VALUE4),
+ in_value5 (IN_VALUE5),
+ in_valid (IN_VALID),
+ out_value1 (OUT_VALUE1),
+ out_value2 (OUT_VALUE2),
+ out_value3 (OUT_VALUE3),
+ out_value4 (OUT_VALUE4),
+ out_value5 (OUT_VALUE5),
+ out_valid (OUT_VALID)
+
+ {
+ clk (CLK);
+ SC_CTHREAD( entry, clk.pos() );
+ reset_signal_is(reset,true);
+ };
+
+ //
+
+ void entry ();
+
+};
+
+// EOF
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.cpp b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.cpp
new file mode 100644
index 000000000..7b71dd7a7
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.cpp
@@ -0,0 +1,88 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ stimulus.cpp --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "stimulus.h"
+
+void stimulus::entry() {
+ sc_bigint<4> send_value1;
+ sc_biguint<5> send_value2;
+ sc_bigint<6> send_value3;
+ sc_biguint<7> send_value4;
+ sc_biguint<8> send_value5;
+
+
+ // sending some reset values
+ reset.write(true);
+ out_valid.write(false);
+ send_value1 = 0;
+ send_value2 = 0;
+ send_value3 = 0;
+ send_value4 = 0;
+ send_value5 = 0;
+ out_stimulus1.write(0);
+ out_stimulus2.write(0);
+ out_stimulus3.write(0);
+ out_stimulus4.write(0);
+ out_stimulus5.write(0);
+ wait(3);
+ reset.write(false);
+ // sending normal mode values
+ while(true){
+ wait(20);
+ out_stimulus1.write( send_value1 );
+ out_stimulus2.write( send_value2 );
+ out_stimulus3.write( send_value3 );
+ out_stimulus4.write( send_value4 );
+ out_stimulus5.write( send_value5 );
+ out_valid.write( true );
+ cout << "Stimuli : " << send_value1 << " "
+ << send_value2 << " "
+ << send_value3 << " "
+ << send_value4 << " "
+ << send_value5 << " " << " at "
+ << sc_time_stamp() << endl;
+ send_value1 = send_value1+1;
+ send_value2 = send_value2+1;
+ send_value3 = send_value3+1;
+ send_value4 = send_value4+1;
+ send_value5 = send_value5+1;
+ wait();
+ out_valid.write( false );
+ }
+}
+
+// EOF
diff --git a/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.h b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.h
new file mode 100644
index 000000000..28a75e233
--- /dev/null
+++ b/src/systemc/tests/systemc/misc/cae_test/general/arith/addition/sharing/stimulus.h
@@ -0,0 +1,80 @@
+/*****************************************************************************
+
+ Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+ more contributor license agreements. See the NOTICE file distributed
+ with this work for additional information regarding copyright ownership.
+ Accellera licenses this file to you under the Apache License, Version 2.0
+ (the "License"); you may not use this file except in compliance with the
+ License. You may obtain a copy of the License at
+
+ http://www.apache.org/licenses/LICENSE-2.0
+
+ Unless required by applicable law or agreed to in writing, software
+ distributed under the License is distributed on an "AS IS" BASIS,
+ WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+ implied. See the License for the specific language governing
+ permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ stimulus.h --
+
+ Original Author: Rocco Jonack, Synopsys, Inc., 1999-07-09
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+ MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+ changes you are making here.
+
+ Name, Affiliation, Date:
+ Description of Modification:
+
+ *****************************************************************************/
+
+#include "common.h"
+
+SC_MODULE( stimulus )
+{
+ SC_HAS_PROCESS( stimulus );
+
+ sc_in_clk clk;
+
+ sc_signal<bool>& reset;
+ sc_signal_bool_vector4& out_stimulus1;
+ sc_signal_bool_vector5& out_stimulus2;
+ sc_signal_bool_vector6& out_stimulus3;
+ sc_signal_bool_vector7& out_stimulus4;
+ sc_signal_bool_vector8& out_stimulus5;
+ sc_signal<bool>& out_valid;
+
+ stimulus(sc_module_name NAME,
+ sc_clock& CLK,
+ sc_signal<bool>& RESET,
+ sc_signal_bool_vector4& OUT_STIMULUS1,
+ sc_signal_bool_vector5& OUT_STIMULUS2,
+ sc_signal_bool_vector6& OUT_STIMULUS3,
+ sc_signal_bool_vector7& OUT_STIMULUS4,
+ sc_signal_bool_vector8& OUT_STIMULUS5,
+ sc_signal<bool>& OUT_VALID
+ )
+ :
+ reset(RESET),
+ out_stimulus1(OUT_STIMULUS1),
+ out_stimulus2(OUT_STIMULUS2),
+ out_stimulus3(OUT_STIMULUS3),
+ out_stimulus4(OUT_STIMULUS4),
+ out_stimulus5(OUT_STIMULUS5),
+ out_valid(OUT_VALID)
+ {
+ clk (CLK);
+ SC_CTHREAD( entry, clk.pos() );
+ }
+
+ void entry();
+};
+
+// EOF