summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/cpu/memtest/SConscript8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/cpu/memtest/SConscript b/src/cpu/memtest/SConscript
index 7832632e4..61aa0969e 100644
--- a/src/cpu/memtest/SConscript
+++ b/src/cpu/memtest/SConscript
@@ -30,9 +30,9 @@
Import('*')
-if 'O3CPU' in env['CPU_MODELS']:
- SimObject('MemTest.py')
+#if 'O3CPU' in env['CPU_MODELS']:
+SimObject('MemTest.py')
- Source('memtest.cc')
+Source('memtest.cc')
- TraceFlag('MemTest')
+TraceFlag('MemTest')