summaryrefslogtreecommitdiff
path: root/tests/configs/simple-timing-ruby.py
diff options
context:
space:
mode:
Diffstat (limited to 'tests/configs/simple-timing-ruby.py')
-rw-r--r--tests/configs/simple-timing-ruby.py6
1 files changed, 3 insertions, 3 deletions
diff --git a/tests/configs/simple-timing-ruby.py b/tests/configs/simple-timing-ruby.py
index 6e51a0d67..c07881d24 100644
--- a/tests/configs/simple-timing-ruby.py
+++ b/tests/configs/simple-timing-ruby.py
@@ -76,14 +76,14 @@ system = System(cpu = cpu, physmem = PhysicalMemory())
system.ruby = Ruby.create_system(options, system)
-assert(len(system.ruby.cpu_ruby_ports) == 1)
+assert(len(system.ruby._cpu_ruby_ports) == 1)
#
# Tie the cpu cache ports to the ruby cpu ports and
# physmem, respectively
#
-cpu.icache_port = system.ruby.cpu_ruby_ports[0].port
-cpu.dcache_port = system.ruby.cpu_ruby_ports[0].port
+cpu.icache_port = system.ruby._cpu_ruby_ports[0].port
+cpu.dcache_port = system.ruby._cpu_ruby_ports[0].port
# -----------------------
# run simulation