summaryrefslogtreecommitdiff
path: root/tests/long/00.gzip/ref/arm/linux/simple-atomic
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/00.gzip/ref/arm/linux/simple-atomic')
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini2
-rwxr-xr-xtests/long/00.gzip/ref/arm/linux/simple-atomic/simout10
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt36
3 files changed, 24 insertions, 24 deletions
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
index 17d38a039..e931d99dc 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
@@ -66,7 +66,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/arm/linux/gzip
+executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout b/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
index f425b3c91..cf49f4125 100755
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
@@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 01:56:16
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 02:00:03
-M5 executing on burrito
+M5 compiled Mar 11 2011 20:10:09
+M5 revision 4decc284606a 8095 default qtip tip ext/update_add_stats.patch
+M5 started Mar 11 2011 20:23:27
+M5 executing on u200439-lin.austin.arm.com
command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-atomic -re tests/run.py build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@@ -43,4 +43,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
-Exiting @ tick 300302141500 because target called exit()
+Exiting @ tick 301191370000 because target called exit()
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt b/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
index fb68d0899..0eb8d8824 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
@@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1026292 # Simulator instruction rate (inst/s)
-host_mem_usage 229344 # Number of bytes of host memory used
-host_seconds 585.20 # Real time elapsed on the host
-host_tick_rate 513165203 # Simulator tick rate (ticks/s)
+host_inst_rate 1838558 # Simulator instruction rate (inst/s)
+host_mem_usage 246240 # Number of bytes of host memory used
+host_seconds 327.63 # Real time elapsed on the host
+host_tick_rate 919312999 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 600581394 # Number of instructions simulated
-sim_seconds 0.300302 # Number of seconds simulated
-sim_ticks 300302141500 # Number of ticks simulated
+sim_insts 602359851 # Number of instructions simulated
+sim_seconds 0.301191 # Number of seconds simulated
+sim_ticks 301191370000 # Number of ticks simulated
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
@@ -52,24 +52,24 @@ system.cpu.itb.write_accesses 0 # DT
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.numCycles 600604284 # number of cpu cycles simulated
+system.cpu.numCycles 602382741 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.num_busy_cycles 600604284 # Number of busy cycles
-system.cpu.num_conditional_control_insts 0 # number of instructions that are conditional controls
+system.cpu.num_busy_cycles 602382741 # Number of busy cycles
+system.cpu.num_conditional_control_insts 67016068 # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses 16 # Number of float alu accesses
system.cpu.num_fp_insts 16 # number of float instructions
system.cpu.num_fp_register_reads 16 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
-system.cpu.num_func_calls 0 # number of times a function call or return occured
+system.cpu.num_func_calls 1993596 # number of times a function call or return occured
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_insts 600581394 # Number of instructions executed
-system.cpu.num_int_alu_accesses 531746837 # Number of integer alu accesses
-system.cpu.num_int_insts 531746837 # number of integer instructions
-system.cpu.num_int_register_reads 1690709529 # number of times the integer registers were read
-system.cpu.num_int_register_writes 456307392 # number of times the integer registers were written
-system.cpu.num_load_insts 148953025 # Number of load instructions
-system.cpu.num_mem_refs 219174038 # number of memory refs
+system.cpu.num_insts 602359851 # Number of instructions executed
+system.cpu.num_int_alu_accesses 533522639 # Number of integer alu accesses
+system.cpu.num_int_insts 533522639 # number of integer instructions
+system.cpu.num_int_register_reads 1694262461 # number of times the integer registers were read
+system.cpu.num_int_register_writes 458085654 # number of times the integer registers were written
+system.cpu.num_load_insts 148952594 # Number of load instructions
+system.cpu.num_mem_refs 219173607 # number of memory refs
system.cpu.num_store_insts 70221013 # Number of store instructions
system.cpu.workload.PROG:num_syscalls 48 # Number of system calls