summaryrefslogtreecommitdiff
path: root/tests/long/00.gzip/ref
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/00.gzip/ref')
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/inorder-timing/config.ini3
-rwxr-xr-xtests/long/00.gzip/ref/alpha/tru64/inorder-timing/simout7
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt94
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini2
-rwxr-xr-xtests/long/00.gzip/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt336
-rwxr-xr-xtests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout7
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt10
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini3
-rwxr-xr-xtests/long/00.gzip/ref/alpha/tru64/simple-timing/simout7
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt18
-rw-r--r--tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini2
-rwxr-xr-xtests/long/00.gzip/ref/arm/linux/o3-timing/simout8
-rw-r--r--tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt334
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini4
-rwxr-xr-xtests/long/00.gzip/ref/arm/linux/simple-atomic/simout8
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt10
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini4
-rwxr-xr-xtests/long/00.gzip/ref/arm/linux/simple-timing/simout8
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-timing/stats.txt18
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini2
-rwxr-xr-xtests/long/00.gzip/ref/sparc/linux/o3-timing/simout6
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt330
-rwxr-xr-xtests/long/00.gzip/ref/sparc/linux/simple-atomic/simout7
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt10
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini3
-rwxr-xr-xtests/long/00.gzip/ref/sparc/linux/simple-timing/simout7
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt18
-rw-r--r--tests/long/00.gzip/ref/x86/linux/o3-timing/config.ini2
-rwxr-xr-xtests/long/00.gzip/ref/x86/linux/o3-timing/simout6
-rw-r--r--tests/long/00.gzip/ref/x86/linux/o3-timing/stats.txt330
-rwxr-xr-xtests/long/00.gzip/ref/x86/linux/simple-atomic/simout7
-rw-r--r--tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt10
-rw-r--r--tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini3
-rwxr-xr-xtests/long/00.gzip/ref/x86/linux/simple-timing/simout7
-rw-r--r--tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt18
36 files changed, 833 insertions, 822 deletions
diff --git a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
index 85d434144..23a53cd4f 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
@@ -86,6 +86,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -121,6 +122,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -156,6 +158,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=false
latency=10000
max_miss_count=0
mshrs=10
diff --git a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/simout b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/simout
index 8f9b1263d..ff066f3a4 100755
--- a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 23 2011 05:47:47
-M5 revision Unknown
-M5 started Feb 23 2011 05:49:05
-M5 executing on m55-001.pool
+M5 compiled Apr 19 2011 11:52:53
+M5 started Apr 19 2011 11:58:24
+M5 executing on maize
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
index 97f36d33a..74577bc37 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
@@ -1,37 +1,25 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 145740 # Simulator instruction rate (inst/s)
-host_mem_usage 390376 # Number of bytes of host memory used
-host_seconds 4129.65 # Real time elapsed on the host
-host_tick_rate 63356930 # Simulator tick rate (ticks/s)
+host_inst_rate 209357 # Simulator instruction rate (inst/s)
+host_mem_usage 403360 # Number of bytes of host memory used
+host_seconds 2874.78 # Real time elapsed on the host
+host_tick_rate 91012809 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 601856964 # Number of instructions simulated
sim_seconds 0.261642 # Number of seconds simulated
sim_ticks 261641972500 # Number of ticks simulated
-system.cpu.AGEN-Unit.agens 155868116 # Number of Address Generations
-system.cpu.Branch-Predictor.BTBHitPct 90.344266 # BTB Hit Percentage
-system.cpu.Branch-Predictor.BTBHits 29143677 # Number of BTB hits
-system.cpu.Branch-Predictor.BTBLookups 32258469 # Number of BTB lookups
-system.cpu.Branch-Predictor.RASInCorrect 6 # Number of incorrect RAS predictions.
-system.cpu.Branch-Predictor.condIncorrect 22153653 # Number of conditional branches incorrect
-system.cpu.Branch-Predictor.condPredicted 59309256 # Number of conditional branches predicted
-system.cpu.Branch-Predictor.lookups 64114012 # Number of BP lookups
-system.cpu.Branch-Predictor.predictedNotTaken 31921338 # Number of Branches Predicted As Not Taken (False).
-system.cpu.Branch-Predictor.predictedTaken 32192674 # Number of Branches Predicted As Taken (True).
-system.cpu.Branch-Predictor.usedRAS 1197609 # Number of times the RAS was used to get a target.
-system.cpu.Execution-Unit.executions 419011350 # Number of Instructions Executed.
-system.cpu.Execution-Unit.mispredictPct 35.419120 # Percentage of Incorrect Branches Predicts
-system.cpu.Execution-Unit.mispredicted 22153653 # Number of Branches Incorrectly Predicted
-system.cpu.Execution-Unit.predicted 40393506 # Number of Branches Incorrectly Predicted
-system.cpu.Execution-Unit.predictedNotTakenIncorrect 19275234 # Number of Branches Incorrectly Predicted As Not Taken).
-system.cpu.Execution-Unit.predictedTakenIncorrect 2878419 # Number of Branches Incorrectly Predicted As Taken.
-system.cpu.Mult-Div-Unit.divides 0 # Number of Divide Operations Executed
-system.cpu.Mult-Div-Unit.multiplies 6482 # Number of Multipy Operations Executed
-system.cpu.RegFile-Manager.regFileAccesses 1022190210 # Number of Total Accesses (Read+Write) to the Register File
-system.cpu.RegFile-Manager.regFileReads 558335321 # Number of Reads from Register File
-system.cpu.RegFile-Manager.regFileWrites 463854889 # Number of Writes to Register File
-system.cpu.RegFile-Manager.regForwards 256259728 # Number of Registers Read Through Forwarding Logic
system.cpu.activity 88.058146 # Percentage of cycles cpu is active
+system.cpu.agen_unit.agens 155868116 # Number of Address Generations
+system.cpu.branch_predictor.BTBHitPct 90.344266 # BTB Hit Percentage
+system.cpu.branch_predictor.BTBHits 29143677 # Number of BTB hits
+system.cpu.branch_predictor.BTBLookups 32258469 # Number of BTB lookups
+system.cpu.branch_predictor.RASInCorrect 6 # Number of incorrect RAS predictions.
+system.cpu.branch_predictor.condIncorrect 22153653 # Number of conditional branches incorrect
+system.cpu.branch_predictor.condPredicted 59309256 # Number of conditional branches predicted
+system.cpu.branch_predictor.lookups 64114012 # Number of BP lookups
+system.cpu.branch_predictor.predictedNotTaken 31921338 # Number of Branches Predicted As Not Taken (False).
+system.cpu.branch_predictor.predictedTaken 32192674 # Number of Branches Predicted As Taken (True).
+system.cpu.branch_predictor.usedRAS 1197609 # Number of times the RAS was used to get a target.
system.cpu.comBranches 62547159 # Number of Branches instructions committed
system.cpu.comFloats 24 # Number of Floating Point instructions committed
system.cpu.comInts 349039879 # Number of Integer instructions committed
@@ -88,8 +76,8 @@ system.cpu.dcache.demand_mshr_misses 455395 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.998946 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4091.682212 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.998946 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 153965363 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21854.685324 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19449.234181 # average overall mshr miss latency
@@ -127,6 +115,12 @@ system.cpu.dtb.write_accesses 39453623 # DT
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_hits 39451321 # DTB write hits
system.cpu.dtb.write_misses 2302 # DTB write misses
+system.cpu.execution_unit.executions 419011350 # Number of Instructions Executed.
+system.cpu.execution_unit.mispredictPct 35.419120 # Percentage of Incorrect Branches Predicts
+system.cpu.execution_unit.mispredicted 22153653 # Number of Branches Incorrectly Predicted
+system.cpu.execution_unit.predicted 40393506 # Number of Branches Incorrectly Predicted
+system.cpu.execution_unit.predictedNotTakenIncorrect 19275234 # Number of Branches Incorrectly Predicted As Not Taken).
+system.cpu.execution_unit.predictedTakenIncorrect 2878419 # Number of Branches Incorrectly Predicted As Taken.
system.cpu.icache.ReadReq_accesses 25645163 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 55761.178862 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53508.177570 # average ReadReq mshr miss latency
@@ -160,8 +154,8 @@ system.cpu.icache.demand_mshr_misses 856 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.355592 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 728.253324 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.355592 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 25645163 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 55761.178862 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53508.177570 # average overall mshr miss latency
@@ -246,10 +240,10 @@ system.cpu.l2cache.demand_mshr_misses 92098 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.050363 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.487947 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1650.286010 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15989.036396 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.050363 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.487947 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 456251 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52157.973029 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40004.212904 # average overall mshr miss latency
@@ -271,31 +265,37 @@ system.cpu.l2cache.tagsinuse 17639.322406 # Cy
system.cpu.l2cache.total_refs 445702 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 59346 # number of writebacks
+system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed
+system.cpu.mult_div_unit.multiplies 6482 # Number of Multipy Operations Executed
system.cpu.numCycles 523283946 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.regfile_manager.regFileAccesses 1022190210 # Number of Total Accesses (Read+Write) to the Register File
+system.cpu.regfile_manager.regFileReads 558335321 # Number of Reads from Register File
+system.cpu.regfile_manager.regFileWrites 463854889 # Number of Writes to Register File
+system.cpu.regfile_manager.regForwards 256259728 # Number of Registers Read Through Forwarding Logic
system.cpu.runCycles 460794140 # Number of cycles cpu stages are processed.
system.cpu.smtCommittedInsts 0 # Number of SMT Instructions Simulated (Per-Thread)
system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode
system.cpu.smt_cpi no_value # CPI: Total SMT-CPI
system.cpu.smt_ipc no_value # IPC: Total SMT-IPC
-system.cpu.stage-0.idleCycles 186436323 # Number of cycles 0 instructions are processed.
-system.cpu.stage-0.runCycles 336847623 # Number of cycles 1+ instructions are processed.
-system.cpu.stage-0.utilization 64.371863 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.stage-1.idleCycles 209154116 # Number of cycles 0 instructions are processed.
-system.cpu.stage-1.runCycles 314129830 # Number of cycles 1+ instructions are processed.
-system.cpu.stage-1.utilization 60.030473 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.stage-2.idleCycles 197582511 # Number of cycles 0 instructions are processed.
-system.cpu.stage-2.runCycles 325701435 # Number of cycles 1+ instructions are processed.
-system.cpu.stage-2.utilization 62.241817 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.stage-3.idleCycles 410314498 # Number of cycles 0 instructions are processed.
-system.cpu.stage-3.runCycles 112969448 # Number of cycles 1+ instructions are processed.
-system.cpu.stage-3.utilization 21.588556 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.stage-4.idleCycles 180086100 # Number of cycles 0 instructions are processed.
-system.cpu.stage-4.runCycles 343197846 # Number of cycles 1+ instructions are processed.
-system.cpu.stage-4.utilization 65.585396 # Percentage of cycles stage was utilized (processing insts).
+system.cpu.stage0.idleCycles 186436323 # Number of cycles 0 instructions are processed.
+system.cpu.stage0.runCycles 336847623 # Number of cycles 1+ instructions are processed.
+system.cpu.stage0.utilization 64.371863 # Percentage of cycles stage was utilized (processing insts).
+system.cpu.stage1.idleCycles 209154116 # Number of cycles 0 instructions are processed.
+system.cpu.stage1.runCycles 314129830 # Number of cycles 1+ instructions are processed.
+system.cpu.stage1.utilization 60.030473 # Percentage of cycles stage was utilized (processing insts).
+system.cpu.stage2.idleCycles 197582511 # Number of cycles 0 instructions are processed.
+system.cpu.stage2.runCycles 325701435 # Number of cycles 1+ instructions are processed.
+system.cpu.stage2.utilization 62.241817 # Percentage of cycles stage was utilized (processing insts).
+system.cpu.stage3.idleCycles 410314498 # Number of cycles 0 instructions are processed.
+system.cpu.stage3.runCycles 112969448 # Number of cycles 1+ instructions are processed.
+system.cpu.stage3.utilization 21.588556 # Percentage of cycles stage was utilized (processing insts).
+system.cpu.stage4.idleCycles 180086100 # Number of cycles 0 instructions are processed.
+system.cpu.stage4.runCycles 343197846 # Number of cycles 1+ instructions are processed.
+system.cpu.stage4.utilization 65.585396 # Percentage of cycles stage was utilized (processing insts).
system.cpu.threadCycles 508404874 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.timesIdled 455729 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
+system.cpu.workload.num_syscalls 17 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
index 8d44452f2..2c97093b4 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
@@ -25,6 +25,8 @@ BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
+LSQCheckLoads=true
+LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
index 6c138b362..10e34acb3 100755
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 17 2011 21:44:37
-M5 started Mar 17 2011 22:44:08
-M5 executing on zizzer
+M5 compiled Apr 19 2011 11:52:53
+M5 started Apr 19 2011 12:05:54
+M5 executing on maize
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
index 93acfbb63..bb82434d0 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 243015 # Simulator instruction rate (inst/s)
-host_mem_usage 208616 # Number of bytes of host memory used
-host_seconds 2327.23 # Real time elapsed on the host
-host_tick_rate 69757618 # Simulator tick rate (ticks/s)
+host_inst_rate 385051 # Simulator instruction rate (inst/s)
+host_mem_usage 204468 # Number of bytes of host memory used
+host_seconds 1468.77 # Real time elapsed on the host
+host_tick_rate 110529153 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 565552443 # Number of instructions simulated
sim_seconds 0.162342 # Number of seconds simulated
@@ -16,38 +16,38 @@ system.cpu.BPredUnit.condIncorrect 4119052 # Nu
system.cpu.BPredUnit.condPredicted 70244988 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 76158972 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 1672188 # Number of times the RAS was used to get a target.
-system.cpu.commit.COM:branches 62547159 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 20370282 # number cycles where commit BW limit reached
-system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 315015358 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.910564 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 2.344745 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 102187516 32.44% 32.44% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 100337503 31.85% 64.29% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 36333939 11.53% 75.82% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 9834278 3.12% 78.95% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 9585018 3.04% 81.99% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 21675104 6.88% 88.87% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 13171126 4.18% 93.05% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 1520592 0.48% 93.53% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 20370282 6.47% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 315015358 # Number of insts commited each cycle
-system.cpu.commit.COM:count 601856963 # Number of instructions committed
-system.cpu.commit.COM:fp_insts 1520 # Number of committed floating point instructions.
-system.cpu.commit.COM:function_calls 1197610 # Number of function calls committed.
-system.cpu.commit.COM:int_insts 563954763 # Number of committed integer instructions.
-system.cpu.commit.COM:loads 114514042 # Number of loads committed
-system.cpu.commit.COM:membars 0 # Number of memory barriers committed
-system.cpu.commit.COM:refs 153965363 # Number of memory references committed
-system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 4118243 # The number of times a branch was mispredicted
+system.cpu.commit.branches 62547159 # Number of branches committed
+system.cpu.commit.bw_lim_events 20370282 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.commitCommittedInsts 601856963 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 59876142 # The number of squashed insts skipped by commit
+system.cpu.commit.committed_per_cycle::samples 315015358 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.910564 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 2.344745 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 102187516 32.44% 32.44% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 100337503 31.85% 64.29% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 36333939 11.53% 75.82% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 9834278 3.12% 78.95% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 9585018 3.04% 81.99% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 21675104 6.88% 88.87% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 13171126 4.18% 93.05% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 1520592 0.48% 93.53% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 20370282 6.47% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 315015358 # Number of insts commited each cycle
+system.cpu.commit.count 601856963 # Number of instructions committed
+system.cpu.commit.fp_insts 1520 # Number of committed floating point instructions.
+system.cpu.commit.function_calls 1197610 # Number of function calls committed.
+system.cpu.commit.int_insts 563954763 # Number of committed integer instructions.
+system.cpu.commit.loads 114514042 # Number of loads committed
+system.cpu.commit.membars 0 # Number of memory barriers committed
+system.cpu.commit.refs 153965363 # Number of memory references committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.committedInsts 565552443 # Number of Instructions Simulated
system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
system.cpu.cpi 0.574101 # CPI: Cycles Per Instruction
@@ -98,8 +98,8 @@ system.cpu.dcache.demand_mshr_misses 475134 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999549 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4094.151824 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999549 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 151655852 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 14624.181040 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 9493.104038 # average overall mshr miss latency
@@ -121,15 +121,15 @@ system.cpu.dcache.tagsinuse 4094.151824 # Cy
system.cpu.dcache.total_refs 149582206 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 126677000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 423176 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 44833716 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:BranchMispred 844 # Number of times decode detected a branch misprediction
-system.cpu.decode.DECODE:BranchResolved 4163323 # Number of times decode resolved a branch
-system.cpu.decode.DECODE:DecodedInsts 687863087 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 142213399 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 122593858 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 9601978 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:SquashedInsts 3402 # Number of squashed instructions handled by decode
-system.cpu.decode.DECODE:UnblockCycles 5374385 # Number of cycles decode is unblocking
+system.cpu.decode.BlockedCycles 44833716 # Number of cycles decode is blocked
+system.cpu.decode.BranchMispred 844 # Number of times decode detected a branch misprediction
+system.cpu.decode.BranchResolved 4163323 # Number of times decode resolved a branch
+system.cpu.decode.DecodedInsts 687863087 # Number of instructions handled by decode
+system.cpu.decode.IdleCycles 142213399 # Number of cycles decode is idle
+system.cpu.decode.RunCycles 122593858 # Number of cycles decode is running
+system.cpu.decode.SquashCycles 9601978 # Number of cycles decode is squashing
+system.cpu.decode.SquashedInsts 3402 # Number of squashed instructions handled by decode
+system.cpu.decode.UnblockCycles 5374385 # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses 163150258 # DTB accesses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_hits 163097305 # DTB hits
@@ -209,8 +209,8 @@ system.cpu.icache.demand_mshr_misses 909 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.378270 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 774.695980 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.378270 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 65447834 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 36501.303215 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35511.551155 # average overall mshr miss latency
@@ -233,21 +233,13 @@ system.cpu.icache.total_refs 65446683 # To
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 67100 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 67449018 # Number of branches executed
-system.cpu.iew.EXEC:nop 43212719 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.845435 # Inst execution rate
-system.cpu.iew.EXEC:refs 163178153 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 40932468 # Number of stores executed
-system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 486897348 # num instructions consuming a value
-system.cpu.iew.WB:count 595948678 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.812979 # average fanout of values written-back
-system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 395837342 # num instructions producing a value
-system.cpu.iew.WB:rate 1.835470 # insts written-back per cycle
-system.cpu.iew.WB:sent 597097102 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 4605504 # Number of branch mispredicts detected at execute
+system.cpu.iew.exec_branches 67449018 # Number of branches executed
+system.cpu.iew.exec_nop 43212719 # number of nop insts executed
+system.cpu.iew.exec_rate 1.845435 # Inst execution rate
+system.cpu.iew.exec_refs 163178153 # number of memory reference insts executed
+system.cpu.iew.exec_stores 40932468 # Number of stores executed
+system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.iewBlockCycles 1354512 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 125962189 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 25 # Number of dispatched non-speculative instructions
@@ -275,103 +267,93 @@ system.cpu.iew.lsq.thread.0.squashedStores 3134413 #
system.cpu.iew.memOrderViolationEvents 24101 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 952315 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 3653189 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.wb_consumers 486897348 # num instructions consuming a value
+system.cpu.iew.wb_count 595948678 # cumulative count of insts written-back
+system.cpu.iew.wb_fanout 0.812979 # average fanout of values written-back
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.wb_producers 395837342 # num instructions producing a value
+system.cpu.iew.wb_rate 1.835470 # insts written-back per cycle
+system.cpu.iew.wb_sent 597097102 # cumulative count of insts sent to commit
system.cpu.int_regfile_reads 844972523 # number of integer regfile reads
system.cpu.int_regfile_writes 489243634 # number of integer regfile writes
system.cpu.ipc 1.741853 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.741853 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 439577743 72.58% 72.58% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 6656 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 30 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 5 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 5 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 4 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 72.59% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 124281005 20.52% 93.11% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 41743673 6.89% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 605609121 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 5929666 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.009791 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 5228922 88.18% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 48 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 88.18% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 403247 6.80% 94.98% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 297449 5.02% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 324617336 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.865609 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.727719 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 90473429 27.87% 27.87% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 62743019 19.33% 47.20% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 78570143 24.20% 71.40% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 32526937 10.02% 81.42% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 31455135 9.69% 91.11% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 13029774 4.01% 95.13% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 14124566 4.35% 99.48% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 1126465 0.35% 99.83% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 567868 0.17% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 324617336 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.865224 # Inst issue rate
+system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 439577743 72.58% 72.58% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 6656 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 30 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 5 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 5 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 4 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 72.59% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 124281005 20.52% 93.11% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 41743673 6.89% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 605609121 # Type of FU issued
system.cpu.iq.fp_alu_accesses 1669 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 3317 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 1594 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 1802 # Number of floating instruction queue writes
+system.cpu.iq.fu_busy_cnt 5929666 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.009791 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 5228922 88.18% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 48 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 88.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 403247 6.80% 94.98% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 297449 5.02% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses 611537118 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 1541773318 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 595947084 # Number of integer instruction queue wakeup accesses
@@ -383,6 +365,24 @@ system.cpu.iq.iqSquashedInstsExamined 51673321 # Nu
system.cpu.iq.iqSquashedInstsIssued 11391 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 8 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 26894119 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.issued_per_cycle::samples 324617336 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.865609 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.727719 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 90473429 27.87% 27.87% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 62743019 19.33% 47.20% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 78570143 24.20% 71.40% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 32526937 10.02% 81.42% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 31455135 9.69% 91.11% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 13029774 4.01% 95.13% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 14124566 4.35% 99.48% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 1126465 0.35% 99.83% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 567868 0.17% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 324617336 # Number of insts issued each cycle
+system.cpu.iq.rate 1.865224 # Inst issue rate
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_hits 0 # DTB hits
@@ -443,10 +443,10 @@ system.cpu.l2cache.demand_mshr_misses 92757 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.052925 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.487884 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1734.245593 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15986.969370 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.052925 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.487884 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 476043 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34447.863773 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31236.300225 # average overall mshr miss latency
@@ -477,28 +477,28 @@ system.cpu.misc_regfile_writes 1 # nu
system.cpu.numCycles 324684436 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.rename.RENAME:BlockCycles 12564419 # Number of cycles rename is blocking
-system.cpu.rename.RENAME:CommittedMaps 463854889 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IQFullEvents 31522766 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 149604933 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 659383 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RENAME:ROBFullEvents 101 # Number of times rename has blocked due to ROB full
-system.cpu.rename.RENAME:RenameLookups 894089158 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 678776451 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 517767610 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 115293181 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 9601978 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 37552130 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 53912721 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:fp_rename_lookups 1965 # Number of floating rename lookups
-system.cpu.rename.RENAME:int_rename_lookups 894087193 # Number of integer rename lookups
-system.cpu.rename.RENAME:serializeStallCycles 695 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 31 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 73444449 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 30 # count of temporary serializing insts renamed
+system.cpu.rename.BlockCycles 12564419 # Number of cycles rename is blocking
+system.cpu.rename.CommittedMaps 463854889 # Number of HB maps that are committed
+system.cpu.rename.IQFullEvents 31522766 # Number of times rename has blocked due to IQ full
+system.cpu.rename.IdleCycles 149604933 # Number of cycles rename is idle
+system.cpu.rename.LSQFullEvents 659383 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.ROBFullEvents 101 # Number of times rename has blocked due to ROB full
+system.cpu.rename.RenameLookups 894089158 # Number of register rename lookups that rename has made
+system.cpu.rename.RenamedInsts 678776451 # Number of instructions processed by rename
+system.cpu.rename.RenamedOperands 517767610 # Number of destination operands rename has renamed
+system.cpu.rename.RunCycles 115293181 # Number of cycles rename is running
+system.cpu.rename.SquashCycles 9601978 # Number of cycles rename is squashing
+system.cpu.rename.UnblockCycles 37552130 # Number of cycles rename is unblocking
+system.cpu.rename.UndoneMaps 53912721 # Number of HB maps that are undone due to squashing
+system.cpu.rename.fp_rename_lookups 1965 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 894087193 # Number of integer rename lookups
+system.cpu.rename.serializeStallCycles 695 # count of cycles rename stalled for serializing inst
+system.cpu.rename.serializingInsts 31 # count of serializing insts renamed
+system.cpu.rename.skidInsts 73444449 # count of insts added to the skid buffer
+system.cpu.rename.tempSerializingInsts 30 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 956313792 # The number of ROB reads
system.cpu.rob.rob_writes 1333072216 # The number of ROB writes
system.cpu.timesIdled 2037 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
+system.cpu.workload.num_syscalls 17 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout
index b96d561c3..87e51a8e2 100755
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 01:47:18
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 01:47:37
-M5 executing on burrito
+M5 compiled Apr 19 2011 11:52:53
+M5 started Apr 19 2011 11:58:35
+M5 executing on maize
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
index 4dfa82a45..fdb2e2919 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1697811 # Simulator instruction rate (inst/s)
-host_mem_usage 218112 # Number of bytes of host memory used
-host_seconds 354.49 # Real time elapsed on the host
-host_tick_rate 848911876 # Simulator tick rate (ticks/s)
+host_inst_rate 6401056 # Simulator instruction rate (inst/s)
+host_mem_usage 195828 # Number of bytes of host memory used
+host_seconds 94.02 # Real time elapsed on the host
+host_tick_rate 3200547989 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 601856964 # Number of instructions simulated
sim_seconds 0.300931 # Number of seconds simulated
@@ -61,6 +61,6 @@ system.cpu.num_int_register_writes 463854847 # nu
system.cpu.num_load_insts 114516673 # Number of load instructions
system.cpu.num_mem_refs 153970296 # number of memory refs
system.cpu.num_store_insts 39453623 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
+system.cpu.workload.num_syscalls 17 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
index 5dbdc6426..50ef6266f 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
@@ -51,6 +51,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -86,6 +87,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -121,6 +123,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=false
latency=10000
max_miss_count=0
mshrs=10
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/simout b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/simout
index 5133de4f2..dc72f58cf 100755
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 01:47:18
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 01:47:36
-M5 executing on burrito
+M5 compiled Apr 19 2011 11:52:53
+M5 started Apr 19 2011 11:58:24
+M5 executing on maize
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
index 0f44a109b..f9d483c5d 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 591495 # Simulator instruction rate (inst/s)
-host_mem_usage 225828 # Number of bytes of host memory used
-host_seconds 1017.52 # Real time elapsed on the host
-host_tick_rate 752441266 # Simulator tick rate (ticks/s)
+host_inst_rate 2829112 # Simulator instruction rate (inst/s)
+host_mem_usage 203572 # Number of bytes of host memory used
+host_seconds 212.74 # Real time elapsed on the host
+host_tick_rate 3598913072 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 601856964 # Number of instructions simulated
sim_seconds 0.765623 # Number of seconds simulated
@@ -50,8 +50,8 @@ system.cpu.dcache.demand_mshr_misses 455395 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999553 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4094.170317 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999553 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 153965363 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22414.479737 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19414.479737 # average overall mshr miss latency
@@ -121,8 +121,8 @@ system.cpu.icache.demand_mshr_misses 795 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.328778 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 673.337154 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.328778 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 601861898 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
@@ -205,10 +205,10 @@ system.cpu.l2cache.demand_mshr_misses 92031 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.052565 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.491366 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1722.436058 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16101.078831 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.052565 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.491366 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 456190 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
@@ -250,6 +250,6 @@ system.cpu.num_int_register_writes 463854847 # nu
system.cpu.num_load_insts 114516673 # Number of load instructions
system.cpu.num_mem_refs 153970296 # number of memory refs
system.cpu.num_store_insts 39453623 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
+system.cpu.workload.num_syscalls 17 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
index d12448d3c..07f2d92be 100644
--- a/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/config.ini
@@ -498,7 +498,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/arm/scratch/alisai01/dist/cpu2000/binaries/arm/linux/gzip
+executable=/dist/m5/cpu2000/binaries/arm/linux/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/simout b/tests/long/00.gzip/ref/arm/linux/o3-timing/simout
index 0ab77604f..facf2b9b0 100755
--- a/tests/long/00.gzip/ref/arm/linux/o3-timing/simout
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/simout
@@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 30 2011 17:47:57
-M5 started Mar 30 2011 17:54:33
-M5 executing on u200439-lin.austin.arm.com
-command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/00.gzip/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/00.gzip/arm/linux/o3-timing
+M5 compiled Apr 19 2011 12:47:10
+M5 started Apr 19 2011 12:47:12
+M5 executing on maize
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/00.gzip/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/00.gzip/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
spec_init
diff --git a/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt b/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
index a5940d4c5..5fb65989e 100644
--- a/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/arm/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 238408 # Simulator instruction rate (inst/s)
-host_mem_usage 258640 # Number of bytes of host memory used
-host_seconds 2526.59 # Real time elapsed on the host
-host_tick_rate 77778012 # Simulator tick rate (ticks/s)
+host_inst_rate 283332 # Simulator instruction rate (inst/s)
+host_mem_usage 214996 # Number of bytes of host memory used
+host_seconds 2125.99 # Real time elapsed on the host
+host_tick_rate 92433779 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 602359865 # Number of instructions simulated
sim_seconds 0.196513 # Number of seconds simulated
@@ -16,38 +16,38 @@ system.cpu.BPredUnit.condIncorrect 3832102 # Nu
system.cpu.BPredUnit.condPredicted 81880205 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 88398894 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 1393010 # Number of times the RAS was used to get a target.
-system.cpu.commit.COM:branches 70828614 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 7897771 # number cycles where commit BW limit reached
-system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 379244728 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.588315 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 1.904338 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 123478650 32.56% 32.56% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 123013107 32.44% 65.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 59170888 15.60% 80.60% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 18488020 4.87% 85.47% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 17225820 4.54% 90.01% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 14373715 3.79% 93.80% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 7590349 2.00% 95.81% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 8006408 2.11% 97.92% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 7897771 2.08% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 379244728 # Number of insts commited each cycle
-system.cpu.commit.COM:count 602359916 # Number of instructions committed
-system.cpu.commit.COM:fp_insts 16 # Number of committed floating point instructions.
-system.cpu.commit.COM:function_calls 997573 # Number of function calls committed.
-system.cpu.commit.COM:int_insts 533522691 # Number of committed integer instructions.
-system.cpu.commit.COM:loads 148952607 # Number of loads committed
-system.cpu.commit.COM:membars 1328 # Number of memory barriers committed
-system.cpu.commit.COM:refs 219173633 # Number of memory references committed
-system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 3891220 # The number of times a branch was mispredicted
+system.cpu.commit.branches 70828614 # Number of branches committed
+system.cpu.commit.bw_lim_events 7897771 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.commitCommittedInsts 602359916 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 6310 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 86859726 # The number of squashed insts skipped by commit
+system.cpu.commit.committed_per_cycle::samples 379244728 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.588315 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.904338 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 123478650 32.56% 32.56% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 123013107 32.44% 65.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 59170888 15.60% 80.60% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 18488020 4.87% 85.47% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 17225820 4.54% 90.01% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 14373715 3.79% 93.80% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 7590349 2.00% 95.81% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 8006408 2.11% 97.92% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 7897771 2.08% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 379244728 # Number of insts commited each cycle
+system.cpu.commit.count 602359916 # Number of instructions committed
+system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
+system.cpu.commit.function_calls 997573 # Number of function calls committed.
+system.cpu.commit.int_insts 533522691 # Number of committed integer instructions.
+system.cpu.commit.loads 148952607 # Number of loads committed
+system.cpu.commit.membars 1328 # Number of memory barriers committed
+system.cpu.commit.refs 219173633 # Number of memory references committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.committedInsts 602359865 # Number of Instructions Simulated
system.cpu.committedInsts_total 602359865 # Number of Instructions Simulated
system.cpu.cpi 0.652478 # CPI: Cycles Per Instruction
@@ -105,8 +105,8 @@ system.cpu.dcache.demand_mshr_misses 443820 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999719 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4094.849519 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999719 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 208812765 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 17229.974009 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 9270.687452 # average overall mshr miss latency
@@ -128,15 +128,15 @@ system.cpu.dcache.tagsinuse 4094.849519 # Cy
system.cpu.dcache.total_refs 207082021 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 89315000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 394264 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 64227537 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:BranchMispred 1274 # Number of times decode detected a branch misprediction
-system.cpu.decode.DECODE:BranchResolved 5983982 # Number of times decode resolved a branch
-system.cpu.decode.DECODE:DecodedInsts 722350979 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 163737957 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 138388023 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 12871984 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:SquashedInsts 4747 # Number of squashed instructions handled by decode
-system.cpu.decode.DECODE:UnblockCycles 12891210 # Number of cycles decode is unblocking
+system.cpu.decode.BlockedCycles 64227537 # Number of cycles decode is blocked
+system.cpu.decode.BranchMispred 1274 # Number of times decode detected a branch misprediction
+system.cpu.decode.BranchResolved 5983982 # Number of times decode resolved a branch
+system.cpu.decode.DecodedInsts 722350979 # Number of instructions handled by decode
+system.cpu.decode.IdleCycles 163737957 # Number of cycles decode is idle
+system.cpu.decode.RunCycles 138388023 # Number of cycles decode is running
+system.cpu.decode.SquashCycles 12871984 # Number of cycles decode is squashing
+system.cpu.decode.SquashedInsts 4747 # Number of squashed instructions handled by decode
+system.cpu.decode.UnblockCycles 12891210 # Number of cycles decode is unblocking
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
@@ -220,8 +220,8 @@ system.cpu.icache.demand_mshr_misses 722 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.307172 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 629.087764 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.307172 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 71395519 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35429.359823 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34341.412742 # average overall mshr miss latency
@@ -244,21 +244,13 @@ system.cpu.icache.total_refs 71394613 # To
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 909571 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 73704412 # Number of branches executed
-system.cpu.iew.EXEC:nop 61098 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.622472 # Inst execution rate
-system.cpu.iew.EXEC:refs 239165331 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 73423365 # Number of stores executed
-system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 736448308 # num instructions consuming a value
-system.cpu.iew.WB:count 631945179 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.594878 # average fanout of values written-back
-system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 438096934 # num instructions producing a value
-system.cpu.iew.WB:rate 1.607895 # insts written-back per cycle
-system.cpu.iew.WB:sent 632881856 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 4305441 # Number of branch mispredicts detected at execute
+system.cpu.iew.exec_branches 73704412 # Number of branches executed
+system.cpu.iew.exec_nop 61098 # number of nop insts executed
+system.cpu.iew.exec_rate 1.622472 # Inst execution rate
+system.cpu.iew.exec_refs 239165331 # number of memory reference insts executed
+system.cpu.iew.exec_stores 73423365 # Number of stores executed
+system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.iewBlockCycles 811047 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 176106355 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 5819 # Number of dispatched non-speculative instructions
@@ -286,103 +278,93 @@ system.cpu.iew.lsq.thread.0.squashedStores 11966835 #
system.cpu.iew.memOrderViolationEvents 611520 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 628522 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 3676919 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.wb_consumers 736448308 # num instructions consuming a value
+system.cpu.iew.wb_count 631945179 # cumulative count of insts written-back
+system.cpu.iew.wb_fanout 0.594878 # average fanout of values written-back
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.wb_producers 438096934 # num instructions producing a value
+system.cpu.iew.wb_rate 1.607895 # insts written-back per cycle
+system.cpu.iew.wb_sent 632881856 # cumulative count of insts sent to commit
system.cpu.int_regfile_reads 1724767298 # number of integer regfile reads
system.cpu.int_regfile_writes 495432851 # number of integer regfile writes
system.cpu.ipc 1.532620 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.532620 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 400863775 62.26% 62.26% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 6585 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 3 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 62.27% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 168265891 26.14% 88.40% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 74671891 11.60% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 643808145 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 3945011 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.006128 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 107679 2.73% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 2.73% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 3407280 86.37% 89.10% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 430052 10.90% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 392116711 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.641879 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.551770 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 108904518 27.77% 27.77% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 107421508 27.40% 55.17% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 76290088 19.46% 74.62% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 48454562 12.36% 86.98% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 26882762 6.86% 93.84% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 16851716 4.30% 98.14% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 5414053 1.38% 99.52% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 1011203 0.26% 99.77% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 886301 0.23% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 392116711 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.638079 # Inst issue rate
+system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 400863775 62.26% 62.26% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 6585 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.27% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 168265891 26.14% 88.40% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 74671891 11.60% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 643808145 # Type of FU issued
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
+system.cpu.iq.fu_busy_cnt 3945011 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.006128 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 107679 2.73% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.73% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 3407280 86.37% 89.10% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 430052 10.90% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses 647753136 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 1684034505 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 631945163 # Number of integer instruction queue wakeup accesses
@@ -394,6 +376,24 @@ system.cpu.iq.iqSquashedInstsExamined 86496318 # Nu
system.cpu.iq.iqSquashedInstsIssued 356529 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 850 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 162226931 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.issued_per_cycle::samples 392116711 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.641879 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.551770 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 108904518 27.77% 27.77% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 107421508 27.40% 55.17% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 76290088 19.46% 74.62% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 48454562 12.36% 86.98% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 26882762 6.86% 93.84% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 16851716 4.30% 98.14% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 5414053 1.38% 99.52% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 1011203 0.26% 99.77% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 886301 0.23% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 392116711 # Number of insts issued each cycle
+system.cpu.iq.rate 1.638079 # Inst issue rate
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
@@ -468,10 +468,10 @@ system.cpu.l2cache.demand_mshr_misses 91150 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.057260 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.487109 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1876.282231 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15961.603623 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.057260 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.487109 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 444538 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34340.043442 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31188.047175 # average overall mshr miss latency
@@ -502,27 +502,27 @@ system.cpu.misc_regfile_writes 2682 # nu
system.cpu.numCycles 393026282 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.rename.RENAME:BlockCycles 9628088 # Number of cycles rename is blocking
-system.cpu.rename.RENAME:CommittedMaps 471021820 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IQFullEvents 50048668 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 176696020 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 1915065 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RENAME:RenameLookups 2034394520 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 711291370 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 553214444 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 138291459 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 12871984 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 54521168 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 82192621 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:fp_rename_lookups 96 # Number of floating rename lookups
-system.cpu.rename.RENAME:int_rename_lookups 2034394424 # Number of integer rename lookups
-system.cpu.rename.RENAME:serializeStallCycles 107992 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 6480 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 91409775 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 6477 # count of temporary serializing insts renamed
+system.cpu.rename.BlockCycles 9628088 # Number of cycles rename is blocking
+system.cpu.rename.CommittedMaps 471021820 # Number of HB maps that are committed
+system.cpu.rename.IQFullEvents 50048668 # Number of times rename has blocked due to IQ full
+system.cpu.rename.IdleCycles 176696020 # Number of cycles rename is idle
+system.cpu.rename.LSQFullEvents 1915065 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RenameLookups 2034394520 # Number of register rename lookups that rename has made
+system.cpu.rename.RenamedInsts 711291370 # Number of instructions processed by rename
+system.cpu.rename.RenamedOperands 553214444 # Number of destination operands rename has renamed
+system.cpu.rename.RunCycles 138291459 # Number of cycles rename is running
+system.cpu.rename.SquashCycles 12871984 # Number of cycles rename is squashing
+system.cpu.rename.UnblockCycles 54521168 # Number of cycles rename is unblocking
+system.cpu.rename.UndoneMaps 82192621 # Number of HB maps that are undone due to squashing
+system.cpu.rename.fp_rename_lookups 96 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 2034394424 # Number of integer rename lookups
+system.cpu.rename.serializeStallCycles 107992 # count of cycles rename stalled for serializing inst
+system.cpu.rename.serializingInsts 6480 # count of serializing insts renamed
+system.cpu.rename.skidInsts 91409775 # count of insts added to the skid buffer
+system.cpu.rename.tempSerializingInsts 6477 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 1060565987 # The number of ROB reads
system.cpu.rob.rob_writes 1391311417 # The number of ROB writes
system.cpu.timesIdled 36947 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
index b07d285b7..17d38a039 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
@@ -61,12 +61,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=gzip input.log 1
-cwd=build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-atomic
+cwd=build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-atomic
egid=100
env=
errout=cerr
euid=100
-executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/gzip
+executable=/dist/m5/cpu2000/binaries/arm/linux/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout b/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
index d9332d696..ceb1053f2 100755
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/simout
@@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 30 2011 17:47:57
-M5 started Mar 30 2011 17:54:33
-M5 executing on u200439-lin.austin.arm.com
-command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-atomic -re tests/run.py build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-atomic
+M5 compiled Apr 19 2011 12:47:10
+M5 started Apr 19 2011 12:47:58
+M5 executing on maize
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-atomic -re tests/run.py build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
spec_init
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt b/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
index f0089af03..3089a85c4 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1048186 # Simulator instruction rate (inst/s)
-host_mem_usage 246964 # Number of bytes of host memory used
-host_seconds 574.67 # Real time elapsed on the host
-host_tick_rate 524112689 # Simulator tick rate (ticks/s)
+host_inst_rate 4079554 # Simulator instruction rate (inst/s)
+host_mem_usage 206080 # Number of bytes of host memory used
+host_seconds 147.65 # Real time elapsed on the host
+host_tick_rate 2039852029 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 602359851 # Number of instructions simulated
sim_seconds 0.301191 # Number of seconds simulated
@@ -71,6 +71,6 @@ system.cpu.num_int_register_writes 458076290 # nu
system.cpu.num_load_insts 148952594 # Number of load instructions
system.cpu.num_mem_refs 219173607 # number of memory refs
system.cpu.num_store_insts 70221013 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
index 5a251a60a..f2a118cfd 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
@@ -164,12 +164,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=gzip input.log 1
-cwd=build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-timing
+cwd=build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-timing
egid=100
env=
errout=cerr
euid=100
-executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/gzip
+executable=/dist/m5/cpu2000/binaries/arm/linux/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-timing/simout b/tests/long/00.gzip/ref/arm/linux/simple-timing/simout
index 9680f68d5..99cb1ccc7 100755
--- a/tests/long/00.gzip/ref/arm/linux/simple-timing/simout
+++ b/tests/long/00.gzip/ref/arm/linux/simple-timing/simout
@@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 30 2011 17:47:57
-M5 started Mar 30 2011 17:54:33
-M5 executing on u200439-lin.austin.arm.com
-command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/opt/long/00.gzip/arm/linux/simple-timing
+M5 compiled Apr 19 2011 12:47:10
+M5 started Apr 19 2011 12:48:29
+M5 executing on maize
+command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/fast/long/00.gzip/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
spec_init
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-timing/stats.txt b/tests/long/00.gzip/ref/arm/linux/simple-timing/stats.txt
index 9997800cb..e356c348b 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/00.gzip/ref/arm/linux/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 590565 # Simulator instruction rate (inst/s)
-host_mem_usage 254684 # Number of bytes of host memory used
-host_seconds 1016.65 # Real time elapsed on the host
-host_tick_rate 783712761 # Simulator tick rate (ticks/s)
+host_inst_rate 2132031 # Simulator instruction rate (inst/s)
+host_mem_usage 213820 # Number of bytes of host memory used
+host_seconds 281.61 # Real time elapsed on the host
+host_tick_rate 2829324901 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 600398281 # Number of instructions simulated
sim_seconds 0.796763 # Number of seconds simulated
@@ -54,8 +54,8 @@ system.cpu.dcache.demand_mshr_misses 437564 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999566 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4094.222434 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999566 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 217209383 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22578.841038 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19578.841038 # average overall mshr miss latency
@@ -130,8 +130,8 @@ system.cpu.icache.demand_mshr_misses 643 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.282094 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 577.728532 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.282094 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 570074535 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 54236.391913 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 51236.391913 # average overall mshr miss latency
@@ -219,10 +219,10 @@ system.cpu.l2cache.demand_mshr_misses 89992 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.053777 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.492610 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1762.179345 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16141.835335 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.053777 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.492610 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 438207 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
@@ -264,6 +264,6 @@ system.cpu.num_int_register_writes 458076290 # nu
system.cpu.num_load_insts 148952594 # Number of load instructions
system.cpu.num_mem_refs 219173607 # number of memory refs
system.cpu.num_store_insts 70221013 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
index 2c96b363d..3ff1381e0 100644
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
@@ -25,6 +25,8 @@ BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
+LSQCheckLoads=true
+LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout b/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
index bc6585d4f..9d435e3a3 100755
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 17 2011 23:04:27
-M5 started Mar 17 2011 23:11:57
-M5 executing on zizzer
+M5 compiled Apr 19 2011 12:19:46
+M5 started Apr 19 2011 12:20:08
+M5 executing on maize
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/o3-timing -re tests/run.py build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt b/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
index 0f4eafb7d..04c8a25b6 100644
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 165963 # Simulator instruction rate (inst/s)
-host_mem_usage 210376 # Number of bytes of host memory used
-host_seconds 8469.40 # Real time elapsed on the host
-host_tick_rate 68767363 # Simulator tick rate (ticks/s)
+host_inst_rate 280029 # Simulator instruction rate (inst/s)
+host_mem_usage 206320 # Number of bytes of host memory used
+host_seconds 5019.49 # Real time elapsed on the host
+host_tick_rate 116031336 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1405604152 # Number of instructions simulated
sim_seconds 0.582418 # Number of seconds simulated
@@ -16,38 +16,38 @@ system.cpu.BPredUnit.condIncorrect 5339067 # Nu
system.cpu.BPredUnit.condPredicted 103713551 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 103713551 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
-system.cpu.commit.COM:branches 86248929 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 26710610 # number cycles where commit BW limit reached
-system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 1136580592 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.310530 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 1.747403 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 402922453 35.45% 35.45% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 477569543 42.02% 77.47% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 55697713 4.90% 82.37% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 97088718 8.54% 90.91% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 32658945 2.87% 93.78% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 8438570 0.74% 94.53% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 25679618 2.26% 96.79% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 9814422 0.86% 97.65% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 26710610 2.35% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 1136580592 # Number of insts commited each cycle
-system.cpu.commit.COM:count 1489523295 # Number of instructions committed
-system.cpu.commit.COM:fp_insts 8452036 # Number of committed floating point instructions.
-system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
-system.cpu.commit.COM:int_insts 1319476388 # Number of committed integer instructions.
-system.cpu.commit.COM:loads 402512844 # Number of loads committed
-system.cpu.commit.COM:membars 51356 # Number of memory barriers committed
-system.cpu.commit.COM:refs 569360986 # Number of memory references committed
-system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 5339067 # The number of times a branch was mispredicted
+system.cpu.commit.branches 86248929 # Number of branches committed
+system.cpu.commit.bw_lim_events 26710610 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.commitCommittedInsts 1489523295 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 2243671 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 199490556 # The number of squashed insts skipped by commit
+system.cpu.commit.committed_per_cycle::samples 1136580592 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.310530 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.747403 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 402922453 35.45% 35.45% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 477569543 42.02% 77.47% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 55697713 4.90% 82.37% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 97088718 8.54% 90.91% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 32658945 2.87% 93.78% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 8438570 0.74% 94.53% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 25679618 2.26% 96.79% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 9814422 0.86% 97.65% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 26710610 2.35% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 1136580592 # Number of insts commited each cycle
+system.cpu.commit.count 1489523295 # Number of instructions committed
+system.cpu.commit.fp_insts 8452036 # Number of committed floating point instructions.
+system.cpu.commit.function_calls 0 # Number of function calls committed.
+system.cpu.commit.int_insts 1319476388 # Number of committed integer instructions.
+system.cpu.commit.loads 402512844 # Number of loads committed
+system.cpu.commit.membars 51356 # Number of memory barriers committed
+system.cpu.commit.refs 569360986 # Number of memory references committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.committedInsts 1405604152 # Number of Instructions Simulated
system.cpu.committedInsts_total 1405604152 # Number of Instructions Simulated
system.cpu.cpi 0.828709 # CPI: Cycles Per Instruction
@@ -106,8 +106,8 @@ system.cpu.dcache.demand_mshr_misses 481375 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999855 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4095.405595 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999855 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 458308294 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 15159.332747 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 10578.009334 # average overall mshr miss latency
@@ -129,12 +129,12 @@ system.cpu.dcache.tagsinuse 4095.405595 # Cy
system.cpu.dcache.total_refs 455672050 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 132278000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 428224 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 373408138 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:DecodedInsts 1727466392 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 394807577 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 348667632 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 27885594 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:UnblockCycles 19696634 # Number of cycles decode is unblocking
+system.cpu.decode.BlockedCycles 373408138 # Number of cycles decode is blocked
+system.cpu.decode.DecodedInsts 1727466392 # Number of instructions handled by decode
+system.cpu.decode.IdleCycles 394807577 # Number of cycles decode is idle
+system.cpu.decode.RunCycles 348667632 # Number of cycles decode is running
+system.cpu.decode.SquashCycles 27885594 # Number of cycles decode is squashing
+system.cpu.decode.UnblockCycles 19696634 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 103713551 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 170870865 # Number of cache lines fetched
system.cpu.fetch.Cycles 370648133 # Number of cycles fetch has run and was not squashing or blocked
@@ -198,8 +198,8 @@ system.cpu.icache.demand_mshr_misses 1297 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.511535 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 1047.623620 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.511535 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 170870865 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35272.495756 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35056.283732 # average overall mshr miss latency
@@ -222,21 +222,13 @@ system.cpu.icache.total_refs 170869098 # To
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 370544 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 89603944 # Number of branches executed
-system.cpu.iew.EXEC:nop 100373819 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.267070 # Inst execution rate
-system.cpu.iew.EXEC:refs 591399205 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 170154785 # Number of stores executed
-system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 1209973999 # num instructions consuming a value
-system.cpu.iew.WB:count 1473173854 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.961076 # average fanout of values written-back
-system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 1162877329 # num instructions producing a value
-system.cpu.iew.WB:rate 1.264705 # insts written-back per cycle
-system.cpu.iew.WB:sent 1474297623 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 5675287 # Number of branch mispredicts detected at execute
+system.cpu.iew.exec_branches 89603944 # Number of branches executed
+system.cpu.iew.exec_nop 100373819 # number of nop insts executed
+system.cpu.iew.exec_rate 1.267070 # Inst execution rate
+system.cpu.iew.exec_refs 591399205 # number of memory reference insts executed
+system.cpu.iew.exec_stores 170154785 # Number of stores executed
+system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.iewBlockCycles 2507924 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 461157302 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 2999936 # Number of dispatched non-speculative instructions
@@ -264,103 +256,93 @@ system.cpu.iew.lsq.thread.0.squashedStores 20174020 #
system.cpu.iew.memOrderViolationEvents 460365 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 670427 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 5004860 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.wb_consumers 1209973999 # num instructions consuming a value
+system.cpu.iew.wb_count 1473173854 # cumulative count of insts written-back
+system.cpu.iew.wb_fanout 0.961076 # average fanout of values written-back
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.wb_producers 1162877329 # num instructions producing a value
+system.cpu.iew.wb_rate 1.264705 # insts written-back per cycle
+system.cpu.iew.wb_sent 1474297623 # cumulative count of insts sent to commit
system.cpu.int_regfile_reads 1997794756 # number of integer regfile reads
system.cpu.int_regfile_writes 1296594839 # number of integer regfile writes
system.cpu.ipc 1.206697 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.206697 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 883945189 59.64% 59.64% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 59.64% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 59.64% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2631981 0.18% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 59.81% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 424001958 28.61% 88.42% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 171668003 11.58% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 1482247131 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 3391020 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.002288 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 214212 6.32% 6.32% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 6.32% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 6.32% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 187778 5.54% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 11.85% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 2748667 81.06% 92.91% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 240363 7.09% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 1164465575 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.272899 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.148641 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 309298241 26.56% 26.56% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 465738905 40.00% 66.56% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 229121985 19.68% 86.23% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 104115000 8.94% 95.17% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 41467759 3.56% 98.74% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 8912842 0.77% 99.50% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 5349281 0.46% 99.96% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 304172 0.03% 99.99% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 157390 0.01% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 1164465575 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.272494 # Inst issue rate
+system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 883945189 59.64% 59.64% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 0 0.00% 59.64% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 59.64% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 2631981 0.18% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.81% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 424001958 28.61% 88.42% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 171668003 11.58% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 1482247131 # Type of FU issued
system.cpu.iq.fp_alu_accesses 9142959 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 17762219 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 8523024 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 9165283 # Number of floating instruction queue writes
+system.cpu.iq.fu_busy_cnt 3391020 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.002288 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 214212 6.32% 6.32% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 6.32% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 6.32% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 187778 5.54% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.85% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 2748667 81.06% 92.91% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 240363 7.09% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses 1476495192 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 4114870575 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 1464650830 # Number of integer instruction queue wakeup accesses
@@ -372,6 +354,24 @@ system.cpu.iq.iqSquashedInstsExamined 182705519 # Nu
system.cpu.iq.iqSquashedInstsIssued 281937 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 855886 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 240684944 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.issued_per_cycle::samples 1164465575 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.272899 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.148641 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 309298241 26.56% 26.56% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 465738905 40.00% 66.56% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 229121985 19.68% 86.23% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 104115000 8.94% 95.17% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 41467759 3.56% 98.74% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 8912842 0.77% 99.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 5349281 0.46% 99.96% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 304172 0.03% 99.99% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 157390 0.01% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 1164465575 # Number of insts issued each cycle
+system.cpu.iq.rate 1.272494 # Inst issue rate
system.cpu.l2cache.ReadExReq_accesses 268051 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34407.834444 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31320.706026 # average ReadExReq mshr miss latency
@@ -416,10 +416,10 @@ system.cpu.l2cache.demand_mshr_misses 94147 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.059800 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.479227 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1959.521413 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15703.307498 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.059800 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.479227 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 482679 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34275.266339 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31207.701786 # average overall mshr miss latency
@@ -450,28 +450,28 @@ system.cpu.misc_regfile_writes 2258933 # nu
system.cpu.numCycles 1164836119 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.rename.RENAME:BlockCycles 115497905 # Number of cycles rename is blocking
-system.cpu.rename.RENAME:CommittedMaps 1244770452 # Number of HB maps that are committed
-system.cpu.rename.RENAME:FullRegisterEvents 28107626 # Number of times there has been no free registers
-system.cpu.rename.RENAME:IQFullEvents 128337052 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 433132347 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 40459205 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RENAME:RenameLookups 2887426636 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 1709740875 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 1426816340 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 325737783 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 27885594 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 209164686 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 182045888 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:fp_rename_lookups 33660518 # Number of floating rename lookups
-system.cpu.rename.RENAME:int_rename_lookups 2853766118 # Number of integer rename lookups
-system.cpu.rename.RENAME:serializeStallCycles 53047260 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 3085415 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 378977297 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 3085429 # count of temporary serializing insts renamed
+system.cpu.rename.BlockCycles 115497905 # Number of cycles rename is blocking
+system.cpu.rename.CommittedMaps 1244770452 # Number of HB maps that are committed
+system.cpu.rename.FullRegisterEvents 28107626 # Number of times there has been no free registers
+system.cpu.rename.IQFullEvents 128337052 # Number of times rename has blocked due to IQ full
+system.cpu.rename.IdleCycles 433132347 # Number of cycles rename is idle
+system.cpu.rename.LSQFullEvents 40459205 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RenameLookups 2887426636 # Number of register rename lookups that rename has made
+system.cpu.rename.RenamedInsts 1709740875 # Number of instructions processed by rename
+system.cpu.rename.RenamedOperands 1426816340 # Number of destination operands rename has renamed
+system.cpu.rename.RunCycles 325737783 # Number of cycles rename is running
+system.cpu.rename.SquashCycles 27885594 # Number of cycles rename is squashing
+system.cpu.rename.UnblockCycles 209164686 # Number of cycles rename is unblocking
+system.cpu.rename.UndoneMaps 182045888 # Number of HB maps that are undone due to squashing
+system.cpu.rename.fp_rename_lookups 33660518 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 2853766118 # Number of integer rename lookups
+system.cpu.rename.serializeStallCycles 53047260 # count of cycles rename stalled for serializing inst
+system.cpu.rename.serializingInsts 3085415 # count of serializing insts renamed
+system.cpu.rename.skidInsts 378977297 # count of insts added to the skid buffer
+system.cpu.rename.tempSerializingInsts 3085429 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 2798818963 # The number of ROB reads
system.cpu.rob.rob_writes 3405946340 # The number of ROB writes
system.cpu.timesIdled 11499 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 49 # Number of system calls
+system.cpu.workload.num_syscalls 49 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/simout b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/simout
index 4748a164d..6bfdef722 100755
--- a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/simout
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 02:13:30
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 02:14:57
-M5 executing on burrito
+M5 compiled Apr 19 2011 12:19:46
+M5 started Apr 19 2011 12:21:44
+M5 executing on maize
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/simple-atomic -re tests/run.py build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
index 16c920737..d5fea60de 100644
--- a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1524596 # Simulator instruction rate (inst/s)
-host_mem_usage 219684 # Number of bytes of host memory used
-host_seconds 977.00 # Real time elapsed on the host
-host_tick_rate 762300416 # Simulator tick rate (ticks/s)
+host_inst_rate 4954155 # Simulator instruction rate (inst/s)
+host_mem_usage 197572 # Number of bytes of host memory used
+host_seconds 300.66 # Real time elapsed on the host
+host_tick_rate 2477084432 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1489523295 # Number of instructions simulated
sim_seconds 0.744764 # Number of seconds simulated
@@ -29,6 +29,6 @@ system.cpu.num_int_register_writes 1234411208 # nu
system.cpu.num_load_insts 402515346 # Number of load instructions
system.cpu.num_mem_refs 569365767 # number of memory refs
system.cpu.num_store_insts 166850421 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 49 # Number of system calls
+system.cpu.workload.num_syscalls 49 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
index 9789f7d05..d8d6cf280 100644
--- a/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
@@ -51,6 +51,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -86,6 +87,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -121,6 +123,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=false
latency=10000
max_miss_count=0
mshrs=10
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-timing/simout b/tests/long/00.gzip/ref/sparc/linux/simple-timing/simout
index f2b4b3e16..e55df7545 100755
--- a/tests/long/00.gzip/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-timing/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 02:13:30
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 02:13:36
-M5 executing on burrito
+M5 compiled Apr 19 2011 12:19:46
+M5 started Apr 19 2011 12:20:53
+M5 executing on maize
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/simple-timing -re tests/run.py build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt b/tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt
index 8bc8178fc..6356f769a 100644
--- a/tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 594721 # Simulator instruction rate (inst/s)
-host_mem_usage 227400 # Number of bytes of host memory used
-host_seconds 2504.58 # Real time elapsed on the host
-host_tick_rate 824195004 # Simulator tick rate (ticks/s)
+host_inst_rate 2608442 # Simulator instruction rate (inst/s)
+host_mem_usage 205324 # Number of bytes of host memory used
+host_seconds 571.04 # Real time elapsed on the host
+host_tick_rate 3614912787 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1489523295 # Number of instructions simulated
sim_seconds 2.064259 # Number of seconds simulated
@@ -60,8 +60,8 @@ system.cpu.dcache.demand_mshr_misses 453214 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999811 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4095.226955 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999811 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 569359660 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22454.694692 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19454.694692 # average overall mshr miss latency
@@ -115,8 +115,8 @@ system.cpu.icache.demand_mshr_misses 1107 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.442603 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 906.450625 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.442603 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 1485113012 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 55848.238482 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 52848.238482 # average overall mshr miss latency
@@ -183,10 +183,10 @@ system.cpu.l2cache.demand_mshr_misses 92343 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.057187 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.483685 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1873.919591 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15849.385934 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.057187 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.483685 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 454328 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
@@ -228,6 +228,6 @@ system.cpu.num_int_register_writes 1234411207 # nu
system.cpu.num_load_insts 402515346 # Number of load instructions
system.cpu.num_mem_refs 569365767 # number of memory refs
system.cpu.num_store_insts 166850421 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 49 # Number of system calls
+system.cpu.workload.num_syscalls 49 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/x86/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/x86/linux/o3-timing/config.ini
index 2af9a6819..21fe896ca 100644
--- a/tests/long/00.gzip/ref/x86/linux/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/x86/linux/o3-timing/config.ini
@@ -25,6 +25,8 @@ BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
+LSQCheckLoads=true
+LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
diff --git a/tests/long/00.gzip/ref/x86/linux/o3-timing/simout b/tests/long/00.gzip/ref/x86/linux/o3-timing/simout
index f0ec00748..f0ad86715 100755
--- a/tests/long/00.gzip/ref/x86/linux/o3-timing/simout
+++ b/tests/long/00.gzip/ref/x86/linux/o3-timing/simout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Mar 18 2011 20:12:06
-M5 started Mar 18 2011 20:12:27
-M5 executing on zizzer
+M5 compiled Apr 19 2011 12:22:33
+M5 started Apr 19 2011 12:31:00
+M5 executing on maize
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/00.gzip/x86/linux/o3-timing -re tests/run.py build/X86_SE/tests/fast/long/00.gzip/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/x86/linux/o3-timing/stats.txt b/tests/long/00.gzip/ref/x86/linux/o3-timing/stats.txt
index 3726448fa..99a6b6318 100644
--- a/tests/long/00.gzip/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/x86/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 151077 # Simulator instruction rate (inst/s)
-host_mem_usage 216016 # Number of bytes of host memory used
-host_seconds 10732.89 # Real time elapsed on the host
-host_tick_rate 69979188 # Simulator tick rate (ticks/s)
+host_inst_rate 229365 # Simulator instruction rate (inst/s)
+host_mem_usage 211952 # Number of bytes of host memory used
+host_seconds 7069.49 # Real time elapsed on the host
+host_tick_rate 106242349 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1621493982 # Number of instructions simulated
sim_seconds 0.751079 # Number of seconds simulated
@@ -16,38 +16,38 @@ system.cpu.BPredUnit.condIncorrect 8971423 # Nu
system.cpu.BPredUnit.condPredicted 179993455 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 179993455 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
-system.cpu.commit.COM:branches 107161579 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 11445860 # number cycles where commit BW limit reached
-system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 1402522347 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.156127 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 1.381739 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 522037324 37.22% 37.22% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 531767209 37.92% 75.14% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 125147036 8.92% 84.06% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 139348503 9.94% 93.99% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 42559094 3.03% 97.03% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 23457685 1.67% 98.70% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 5021941 0.36% 99.06% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 1737695 0.12% 99.18% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 11445860 0.82% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 1402522347 # Number of insts commited each cycle
-system.cpu.commit.COM:count 1621493982 # Number of instructions committed
-system.cpu.commit.COM:fp_insts 0 # Number of committed floating point instructions.
-system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
-system.cpu.commit.COM:int_insts 1621354492 # Number of committed integer instructions.
-system.cpu.commit.COM:loads 419042125 # Number of loads committed
-system.cpu.commit.COM:membars 0 # Number of memory barriers committed
-system.cpu.commit.COM:refs 607228182 # Number of memory references committed
-system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 8971450 # The number of times a branch was mispredicted
+system.cpu.commit.branches 107161579 # Number of branches committed
+system.cpu.commit.bw_lim_events 11445860 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.commitCommittedInsts 1621493982 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 721713449 # The number of squashed insts skipped by commit
+system.cpu.commit.committed_per_cycle::samples 1402522347 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.156127 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.381739 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 522037324 37.22% 37.22% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 531767209 37.92% 75.14% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 125147036 8.92% 84.06% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 139348503 9.94% 93.99% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 42559094 3.03% 97.03% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 23457685 1.67% 98.70% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 5021941 0.36% 99.06% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 1737695 0.12% 99.18% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 11445860 0.82% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 1402522347 # Number of insts commited each cycle
+system.cpu.commit.count 1621493982 # Number of instructions committed
+system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
+system.cpu.commit.function_calls 0 # Number of function calls committed.
+system.cpu.commit.int_insts 1621354492 # Number of committed integer instructions.
+system.cpu.commit.loads 419042125 # Number of loads committed
+system.cpu.commit.membars 0 # Number of memory barriers committed
+system.cpu.commit.refs 607228182 # Number of memory references committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.committedInsts 1621493982 # Number of Instructions Simulated
system.cpu.committedInsts_total 1621493982 # Number of Instructions Simulated
system.cpu.cpi 0.926404 # CPI: Cycles Per Instruction
@@ -96,8 +96,8 @@ system.cpu.dcache.demand_mshr_misses 465016 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999792 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4095.146726 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999792 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 513587988 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 18150.803874 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 8690.812783 # average overall mshr miss latency
@@ -119,12 +119,12 @@ system.cpu.dcache.tagsinuse 4095.146726 # Cy
system.cpu.dcache.total_refs 512136646 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 317706000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 411408 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 587921420 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:DecodedInsts 2472731706 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 429893143 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 331529130 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 99378480 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:UnblockCycles 53178654 # Number of cycles decode is unblocking
+system.cpu.decode.BlockedCycles 587921420 # Number of cycles decode is blocked
+system.cpu.decode.DecodedInsts 2472731706 # Number of instructions handled by decode
+system.cpu.decode.IdleCycles 429893143 # Number of cycles decode is idle
+system.cpu.decode.RunCycles 331529130 # Number of cycles decode is running
+system.cpu.decode.SquashCycles 99378480 # Number of cycles decode is squashing
+system.cpu.decode.UnblockCycles 53178654 # Number of cycles decode is unblocking
system.cpu.fetch.Branches 179993455 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 170058043 # Number of cache lines fetched
system.cpu.fetch.Cycles 400227143 # Number of cycles fetch has run and was not squashing or blocked
@@ -187,8 +187,8 @@ system.cpu.icache.demand_mshr_misses 869 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.387535 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 793.670730 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.387535 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 170058043 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35240.756303 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35321.058688 # average overall mshr miss latency
@@ -211,21 +211,13 @@ system.cpu.icache.total_refs 170056853 # To
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 257635 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 111429178 # Number of branches executed
-system.cpu.iew.EXEC:nop 0 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.227514 # Inst execution rate
-system.cpu.iew.EXEC:refs 636597814 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 191695864 # Number of stores executed
-system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 2082700302 # num instructions consuming a value
-system.cpu.iew.WB:count 1838995466 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.683970 # average fanout of values written-back
-system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 1424504384 # num instructions producing a value
-system.cpu.iew.WB:rate 1.224235 # insts written-back per cycle
-system.cpu.iew.WB:sent 1842743630 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 9107858 # Number of branch mispredicts detected at execute
+system.cpu.iew.exec_branches 111429178 # Number of branches executed
+system.cpu.iew.exec_nop 0 # number of nop insts executed
+system.cpu.iew.exec_rate 1.227514 # Inst execution rate
+system.cpu.iew.exec_refs 636597814 # number of memory reference insts executed
+system.cpu.iew.exec_stores 191695864 # Number of stores executed
+system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.iewBlockCycles 1395305 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 615851374 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 81 # Number of dispatched non-speculative instructions
@@ -253,103 +245,93 @@ system.cpu.iew.lsq.thread.0.squashedStores 62612798 #
system.cpu.iew.memOrderViolationEvents 6399400 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 4677718 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 4430140 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.wb_consumers 2082700302 # num instructions consuming a value
+system.cpu.iew.wb_count 1838995466 # cumulative count of insts written-back
+system.cpu.iew.wb_fanout 0.683970 # average fanout of values written-back
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.wb_producers 1424504384 # num instructions producing a value
+system.cpu.iew.wb_rate 1.224235 # insts written-back per cycle
+system.cpu.iew.wb_sent 1842743630 # cumulative count of insts sent to commit
system.cpu.int_regfile_reads 3236941415 # number of integer regfile reads
system.cpu.int_regfile_writes 1831971139 # number of integer regfile writes
system.cpu.ipc 1.079443 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.079443 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 28079218 1.51% 1.51% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 1185434411 63.84% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 65.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 451340139 24.30% 89.65% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 192134588 10.35% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 1856988356 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 4273878 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.002302 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 161807 3.79% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 3493887 81.75% 85.54% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 618184 14.46% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 1501900827 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.236425 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.221094 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 463034659 30.83% 30.83% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 580779168 38.67% 69.50% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 218589752 14.55% 84.05% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 151066938 10.06% 94.11% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 63504112 4.23% 98.34% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 18859628 1.26% 99.60% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 5092601 0.34% 99.94% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 833076 0.06% 99.99% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 140893 0.01% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 1501900827 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.236213 # Inst issue rate
+system.cpu.iq.FU_type_0::No_OpClass 28079218 1.51% 1.51% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 1185434411 63.84% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.35% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 451340139 24.30% 89.65% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 192134588 10.35% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 1856988356 # Type of FU issued
system.cpu.iq.fp_alu_accesses 19 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 35 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 12 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 32 # Number of floating instruction queue writes
+system.cpu.iq.fu_busy_cnt 4273878 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.002302 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 161807 3.79% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.79% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 3493887 81.75% 85.54% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 618184 14.46% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses 1833182997 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 5220358647 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 1838995454 # Number of integer instruction queue wakeup accesses
@@ -361,6 +343,24 @@ system.cpu.iq.iqSquashedInstsExamined 721564206 # Nu
system.cpu.iq.iqSquashedInstsIssued 207265 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 31 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 1518322063 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.issued_per_cycle::samples 1501900827 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.236425 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.221094 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 463034659 30.83% 30.83% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 580779168 38.67% 69.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 218589752 14.55% 84.05% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 151066938 10.06% 94.11% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 63504112 4.23% 98.34% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 18859628 1.26% 99.60% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 5092601 0.34% 99.94% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 833076 0.06% 99.99% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 140893 0.01% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 1501900827 # Number of insts issued each cycle
+system.cpu.iq.rate 1.236213 # Inst issue rate
system.cpu.l2cache.ReadExReq_accesses 250113 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34407.651379 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31155.730459 # average ReadExReq mshr miss latency
@@ -405,10 +405,10 @@ system.cpu.l2cache.demand_mshr_misses 91933 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.058491 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.491164 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1916.626475 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16094.448281 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.058491 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.491164 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 465885 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34310.106273 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31101.889419 # average overall mshr miss latency
@@ -438,28 +438,28 @@ system.cpu.misc_regfile_reads 931071836 # nu
system.cpu.numCycles 1502158462 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.rename.RENAME:BlockCycles 169288978 # Number of cycles rename is blocking
-system.cpu.rename.RENAME:CommittedMaps 1617994650 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IQFullEvents 298516669 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 493321936 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 107168100 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RENAME:ROBFullEvents 70 # Number of times rename has blocked due to ROB full
-system.cpu.rename.RENAME:RenameLookups 5808956116 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 2397077126 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 2395694665 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 310095488 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 99378480 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 429812969 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 777700015 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:fp_rename_lookups 64 # Number of floating rename lookups
-system.cpu.rename.RENAME:int_rename_lookups 5808956052 # Number of integer rename lookups
-system.cpu.rename.RENAME:serializeStallCycles 2976 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 89 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 706930007 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 89 # count of temporary serializing insts renamed
+system.cpu.rename.BlockCycles 169288978 # Number of cycles rename is blocking
+system.cpu.rename.CommittedMaps 1617994650 # Number of HB maps that are committed
+system.cpu.rename.IQFullEvents 298516669 # Number of times rename has blocked due to IQ full
+system.cpu.rename.IdleCycles 493321936 # Number of cycles rename is idle
+system.cpu.rename.LSQFullEvents 107168100 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.ROBFullEvents 70 # Number of times rename has blocked due to ROB full
+system.cpu.rename.RenameLookups 5808956116 # Number of register rename lookups that rename has made
+system.cpu.rename.RenamedInsts 2397077126 # Number of instructions processed by rename
+system.cpu.rename.RenamedOperands 2395694665 # Number of destination operands rename has renamed
+system.cpu.rename.RunCycles 310095488 # Number of cycles rename is running
+system.cpu.rename.SquashCycles 99378480 # Number of cycles rename is squashing
+system.cpu.rename.UnblockCycles 429812969 # Number of cycles rename is unblocking
+system.cpu.rename.UndoneMaps 777700015 # Number of HB maps that are undone due to squashing
+system.cpu.rename.fp_rename_lookups 64 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 5808956052 # Number of integer rename lookups
+system.cpu.rename.serializeStallCycles 2976 # count of cycles rename stalled for serializing inst
+system.cpu.rename.serializingInsts 89 # count of serializing insts renamed
+system.cpu.rename.skidInsts 706930007 # count of insts added to the skid buffer
+system.cpu.rename.tempSerializingInsts 89 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 3734283918 # The number of ROB reads
system.cpu.rob.rob_writes 4785794667 # The number of ROB writes
system.cpu.timesIdled 45615 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-atomic/simout b/tests/long/00.gzip/ref/x86/linux/simple-atomic/simout
index bb6395625..b229bc589 100755
--- a/tests/long/00.gzip/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/00.gzip/ref/x86/linux/simple-atomic/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 8 2011 00:58:32
-M5 revision 705a4d351a43 7939 default qtip resforflagsstats.patch tip
-M5 started Feb 8 2011 00:58:34
-M5 executing on burrito
+M5 compiled Apr 19 2011 12:22:33
+M5 started Apr 19 2011 12:22:36
+M5 executing on maize
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt b/tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt
index 5b839ec88..f6fa9ef1e 100644
--- a/tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2470310 # Simulator instruction rate (inst/s)
-host_mem_usage 224012 # Number of bytes of host memory used
-host_seconds 656.39 # Real time elapsed on the host
-host_tick_rate 1468620897 # Simulator tick rate (ticks/s)
+host_inst_rate 3280168 # Simulator instruction rate (inst/s)
+host_mem_usage 202508 # Number of bytes of host memory used
+host_seconds 494.33 # Real time elapsed on the host
+host_tick_rate 1950088412 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1621493983 # Number of instructions simulated
sim_seconds 0.963993 # Number of seconds simulated
@@ -29,6 +29,6 @@ system.cpu.num_int_register_writes 1617994650 # nu
system.cpu.num_load_insts 419042125 # Number of load instructions
system.cpu.num_mem_refs 607228182 # number of memory refs
system.cpu.num_store_insts 188186057 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
index 967d3d328..fa700a969 100644
--- a/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
@@ -51,6 +51,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -86,6 +87,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=true
latency=1000
max_miss_count=0
mshrs=10
@@ -121,6 +123,7 @@ assoc=2
block_size=64
forward_snoops=true
hash_delay=1
+is_top_level=false
latency=10000
max_miss_count=0
mshrs=10
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-timing/simout b/tests/long/00.gzip/ref/x86/linux/simple-timing/simout
index 920574653..eb8442791 100755
--- a/tests/long/00.gzip/ref/x86/linux/simple-timing/simout
+++ b/tests/long/00.gzip/ref/x86/linux/simple-timing/simout
@@ -5,10 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 8 2011 00:58:32
-M5 revision 705a4d351a43 7939 default qtip resforflagsstats.patch tip
-M5 started Feb 8 2011 00:58:34
-M5 executing on burrito
+M5 compiled Apr 19 2011 12:22:33
+M5 started Apr 19 2011 12:23:09
+M5 executing on maize
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt b/tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt
index 120240c59..1cc5290ea 100644
--- a/tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1667736 # Simulator instruction rate (inst/s)
-host_mem_usage 231728 # Number of bytes of host memory used
-host_seconds 972.27 # Real time elapsed on the host
-host_tick_rate 1854683738 # Simulator tick rate (ticks/s)
+host_inst_rate 2023797 # Simulator instruction rate (inst/s)
+host_mem_usage 210248 # Number of bytes of host memory used
+host_seconds 801.21 # Real time elapsed on the host
+host_tick_rate 2250658484 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1621493983 # Number of instructions simulated
sim_seconds 1.803259 # Number of seconds simulated
@@ -50,8 +50,8 @@ system.cpu.dcache.demand_mshr_misses 442048 # nu
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999731 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4094.896939 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999731 # Average percentage of cache occupancy
system.cpu.dcache.overall_accesses 607228182 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22431.962140 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19431.962140 # average overall mshr miss latency
@@ -105,8 +105,8 @@ system.cpu.icache.demand_mshr_misses 722 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.322357 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 660.186297 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.322357 # Average percentage of cache occupancy
system.cpu.icache.overall_accesses 1186516740 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
@@ -173,10 +173,10 @@ system.cpu.l2cache.demand_mshr_misses 89468 # nu
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.057043 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.494010 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 1869.199731 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 16187.723361 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.057043 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.494010 # Average percentage of cache occupancy
system.cpu.l2cache.overall_accesses 442770 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
@@ -218,6 +218,6 @@ system.cpu.num_int_register_writes 1617994650 # nu
system.cpu.num_load_insts 419042125 # Number of load instructions
system.cpu.num_mem_refs 607228182 # number of memory refs
system.cpu.num_store_insts 188186057 # Number of store instructions
-system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
+system.cpu.workload.num_syscalls 48 # Number of system calls
---------- End Simulation Statistics ----------