summaryrefslogtreecommitdiff
path: root/tests/long/00.gzip/ref
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/00.gzip/ref')
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini4
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/simple-atomic/config.ini2
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini4
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini2
-rw-r--r--tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini4
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini4
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini2
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini4
-rw-r--r--tests/long/00.gzip/ref/x86/linux/simple-atomic/config.ini2
-rw-r--r--tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini4
10 files changed, 16 insertions, 16 deletions
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
index 80a3274df..787ff8db0 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
@@ -343,7 +343,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -375,7 +375,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
index d1818975e..a3ffddd79 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
@@ -74,7 +74,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
diff --git a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
index 812afa499..fdd3515e5 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
@@ -142,7 +142,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -174,7 +174,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
index 5226b78e6..1d231bcbc 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/simple-atomic/config.ini
@@ -74,7 +74,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
diff --git a/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
index c729d1474..86b7d82fa 100644
--- a/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/arm/linux/simple-timing/config.ini
@@ -142,7 +142,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -174,7 +174,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
index 7751f11d1..c00f7a514 100644
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
@@ -343,7 +343,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -375,7 +375,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini
index 724bab032..25252561e 100644
--- a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini
@@ -74,7 +74,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
index 4f8cbe2e9..44b6cba58 100644
--- a/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/simple-timing/config.ini
@@ -142,7 +142,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -174,7 +174,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/x86/linux/simple-atomic/config.ini
index 8edc68d8c..d9eef7855 100644
--- a/tests/long/00.gzip/ref/x86/linux/simple-atomic/config.ini
+++ b/tests/long/00.gzip/ref/x86/linux/simple-atomic/config.ini
@@ -74,7 +74,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
diff --git a/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini b/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
index bf0f0affa..78cac28fc 100644
--- a/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
+++ b/tests/long/00.gzip/ref/x86/linux/simple-timing/config.ini
@@ -142,7 +142,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -174,7 +174,7 @@ block_size=64
bus_id=0
clock=1000
header_cycles=1
-responder_set=false
+use_default_range=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side