diff options
Diffstat (limited to 'tests/long/10.mcf')
| -rwxr-xr-x | tests/long/10.mcf/ref/arm/linux/o3-timing/simout | 6 | ||||
| -rw-r--r-- | tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt | 783 | ||||
| -rwxr-xr-x | tests/long/10.mcf/ref/x86/linux/o3-timing/simout | 7 | ||||
| -rw-r--r-- | tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt | 726 |
4 files changed, 757 insertions, 765 deletions
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout index 4a81b3d8f..c90ea128a 100755 --- a/tests/long/10.mcf/ref/arm/linux/o3-timing/simout +++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 8 2011 15:18:43 -gem5 started Jul 9 2011 01:04:44 +gem5 compiled Jul 15 2011 18:02:03 +gem5 started Jul 16 2011 01:23:12 gem5 executing on u200439-lin.austin.arm.com command line: build/ARM_SE/gem5.opt -d build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -23,4 +23,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 33955329500 because target called exit() +Exiting @ tick 34059187000 because target called exit() diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt index cba4db906..4687ee8e5 100644 --- a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.033955 # Number of seconds simulated -sim_ticks 33955329500 # Number of ticks simulated +sim_seconds 0.034059 # Number of seconds simulated +sim_ticks 34059187000 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 64380 # Simulator instruction rate (inst/s) -host_tick_rate 23956859 # Simulator tick rate (ticks/s) -host_mem_usage 390580 # Number of bytes of host memory used -host_seconds 1417.35 # Real time elapsed on the host -sim_insts 91249680 # Number of instructions simulated +host_inst_rate 66126 # Simulator instruction rate (inst/s) +host_tick_rate 24681632 # Simulator tick rate (ticks/s) +host_mem_usage 390692 # Number of bytes of host memory used +host_seconds 1379.94 # Real time elapsed on the host +sim_insts 91249685 # Number of instructions simulated system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -51,300 +51,300 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 67910660 # number of cpu cycles simulated +system.cpu.numCycles 68118375 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 28244508 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 22629080 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1414299 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 25112752 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 24086234 # Number of BTB hits +system.cpu.BPredUnit.lookups 28264225 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 22664811 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1422221 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 25307717 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 24243974 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 121674 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 12927 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 16032012 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 135606393 # Number of instructions fetch has processed -system.cpu.fetch.Branches 28244508 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 24207908 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 33529641 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 6010411 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 13862842 # Number of cycles fetch has spent blocked +system.cpu.BPredUnit.usedRAS 113570 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 12949 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 16006756 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 135411326 # Number of instructions fetch has processed +system.cpu.fetch.Branches 28264225 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24357544 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 33580343 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5963217 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 14095577 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 146 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 15326942 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 412294 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 67880028 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.019137 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.751435 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.PendingTrapStallCycles 149 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 15302646 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 409174 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 68087836 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.009786 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.740415 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 34404593 50.68% 50.68% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 6761573 9.96% 60.65% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 5940167 8.75% 69.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4952932 7.30% 76.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2875416 4.24% 80.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1738729 2.56% 83.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1585314 2.34% 85.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 3119241 4.60% 90.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 6502063 9.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 34562720 50.76% 50.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 6711035 9.86% 60.62% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 6005592 8.82% 69.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 5006532 7.35% 76.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2908486 4.27% 81.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1809535 2.66% 83.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1604855 2.36% 86.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 3043201 4.47% 90.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 6435880 9.45% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 67880028 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.415907 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.996835 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 18687820 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 12370381 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 31414917 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 983964 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4422946 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4499724 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 32863 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 133147735 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 31368 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4422946 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 20483676 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 968140 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 8316666 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 30556439 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 3132161 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 128513000 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 19 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 288426 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1795950 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 14 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 149798068 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 559931036 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 559926436 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 4600 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 107429111 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 42368952 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 668763 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 669407 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 7564309 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 30008124 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6129267 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1456420 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 516652 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 120184129 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 637684 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 107766890 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 87998 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 29120799 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 70180475 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 83323 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 67880028 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.587608 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.759573 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 68087836 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.414928 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.987883 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 18687372 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 12574245 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 31471424 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 979506 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4375289 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4503619 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 30122 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 132907777 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 31137 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4375289 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 20501176 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 1029913 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 8340304 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 30584541 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 3256613 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 128189435 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 22 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 288306 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1934414 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 17 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 149540723 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 558211899 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 558194258 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 17641 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 107429119 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 42111599 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 671866 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 673475 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 7619625 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 29869898 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6025284 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1488843 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 609505 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 119834900 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 639591 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 107581328 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 88511 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 28762009 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 69412751 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 85229 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 68087836 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.580037 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.751787 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 25488891 37.55% 37.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14322408 21.10% 58.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 10131350 14.93% 73.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 8118242 11.96% 85.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4318324 6.36% 91.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2337223 3.44% 95.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2482658 3.66% 99.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 475759 0.70% 99.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 205173 0.30% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 25433380 37.35% 37.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 14679481 21.56% 58.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 10190142 14.97% 73.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 8113823 11.92% 85.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4222569 6.20% 92.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2284074 3.35% 95.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2481556 3.64% 99.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 482376 0.71% 99.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 200435 0.29% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 67880028 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 68087836 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 57394 10.75% 10.75% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 27 0.01% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.76% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 196663 36.84% 47.60% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 279761 52.40% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 54498 10.46% 10.46% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 27 0.01% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.47% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 191599 36.78% 47.24% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 274842 52.76% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 75833735 70.37% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 10982 0.01% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 110 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 182 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 26490777 24.58% 94.96% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 5431101 5.04% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 75715085 70.38% 70.38% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 10984 0.01% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 147 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 460 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.39% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 26496641 24.63% 95.02% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 5358008 4.98% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 107766890 # Type of FU issued -system.cpu.iq.rate 1.586892 # Inst issue rate -system.cpu.iq.fu_busy_cnt 533845 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.004954 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 284035005 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 150060826 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 103585232 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 646 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 916 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 298 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 108300410 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 325 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 363305 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 107581328 # Type of FU issued +system.cpu.iq.rate 1.579329 # Inst issue rate +system.cpu.iq.fu_busy_cnt 520966 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.004843 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 283858560 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 149349424 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 103392608 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1409 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1914 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 392 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 108101654 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 640 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 354645 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 7432292 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 39631 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 124361 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1382559 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 7294065 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 41309 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 115131 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1278575 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 30723 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 30521 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4422946 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 101110 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 18559 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 120860696 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 802315 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 30008124 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6129267 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 632825 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 10731 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 224 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 124361 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1290705 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 209600 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1500305 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 105816782 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 26069680 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1950108 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4375289 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 100045 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 19331 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 120513426 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 799995 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 29869898 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6025284 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 634734 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 10994 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1046 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 115131 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1306667 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 208134 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1514801 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 105623962 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 26069380 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1957366 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 38883 # number of nop insts executed -system.cpu.iew.exec_refs 31358457 # number of memory reference insts executed -system.cpu.iew.exec_branches 21276544 # Number of branches executed -system.cpu.iew.exec_stores 5288777 # Number of stores executed -system.cpu.iew.exec_rate 1.558176 # Inst execution rate -system.cpu.iew.wb_sent 104017986 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 103585530 # cumulative count of insts written-back -system.cpu.iew.wb_producers 60888984 # num instructions producing a value -system.cpu.iew.wb_consumers 97986900 # num instructions consuming a value +system.cpu.iew.exec_nop 38935 # number of nop insts executed +system.cpu.iew.exec_refs 31285154 # number of memory reference insts executed +system.cpu.iew.exec_branches 21282801 # Number of branches executed +system.cpu.iew.exec_stores 5215774 # Number of stores executed +system.cpu.iew.exec_rate 1.550594 # Inst execution rate +system.cpu.iew.wb_sent 103821828 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 103393000 # cumulative count of insts written-back +system.cpu.iew.wb_producers 60779146 # num instructions producing a value +system.cpu.iew.wb_consumers 97604196 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.525321 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.621399 # average fanout of values written-back +system.cpu.iew.wb_rate 1.517843 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.622710 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 91262289 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 29597995 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 554361 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1394652 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 63457083 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.438173 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.204542 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 91262294 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 29250695 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 554362 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 1405283 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 63712548 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.432407 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.197517 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 29495808 46.48% 46.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 16759375 26.41% 72.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 5313552 8.37% 81.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 4030004 6.35% 87.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1955590 3.08% 90.70% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 709900 1.12% 91.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 461456 0.73% 92.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 205982 0.32% 92.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 4525416 7.13% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 29657705 46.55% 46.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 16839810 26.43% 72.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 5318691 8.35% 81.33% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 3965283 6.22% 87.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 2147247 3.37% 90.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 617953 0.97% 91.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 460758 0.72% 92.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 194856 0.31% 92.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 4510245 7.08% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 63457083 # Number of insts commited each cycle -system.cpu.commit.count 91262289 # Number of instructions committed +system.cpu.commit.committed_per_cycle::total 63712548 # Number of insts commited each cycle +system.cpu.commit.count 91262294 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27322539 # Number of memory references committed -system.cpu.commit.loads 22575831 # Number of loads committed +system.cpu.commit.refs 27322541 # Number of memory references committed +system.cpu.commit.loads 22575832 # Number of loads committed system.cpu.commit.membars 3888 # Number of memory barriers committed -system.cpu.commit.branches 18722425 # Number of branches committed +system.cpu.commit.branches 18722426 # Number of branches committed system.cpu.commit.fp_insts 48 # Number of committed floating point instructions. -system.cpu.commit.int_insts 72533138 # Number of committed integer instructions. +system.cpu.commit.int_insts 72533142 # Number of committed integer instructions. system.cpu.commit.function_calls 56148 # Number of function calls committed. -system.cpu.commit.bw_lim_events 4525416 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 4510245 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 179786217 # The number of ROB reads -system.cpu.rob.rob_writes 246157217 # The number of ROB writes -system.cpu.timesIdled 1527 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 30632 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 91249680 # Number of Instructions Simulated -system.cpu.committedInsts_total 91249680 # Number of Instructions Simulated -system.cpu.cpi 0.744229 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.744229 # CPI: Total CPI of All Threads -system.cpu.ipc 1.343672 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.343672 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 502577811 # number of integer regfile reads -system.cpu.int_regfile_writes 122258624 # number of integer regfile writes -system.cpu.fp_regfile_reads 150 # number of floating regfile reads -system.cpu.fp_regfile_writes 373 # number of floating regfile writes -system.cpu.misc_regfile_reads 189862426 # number of misc regfile reads -system.cpu.misc_regfile_writes 11512 # number of misc regfile writes +system.cpu.rob.rob_reads 179709558 # The number of ROB reads +system.cpu.rob.rob_writes 245415120 # The number of ROB writes +system.cpu.timesIdled 1511 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 30539 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 91249685 # Number of Instructions Simulated +system.cpu.committedInsts_total 91249685 # Number of Instructions Simulated +system.cpu.cpi 0.746505 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.746505 # CPI: Total CPI of All Threads +system.cpu.ipc 1.339575 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.339575 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 501634552 # number of integer regfile reads +system.cpu.int_regfile_writes 122095043 # number of integer regfile writes +system.cpu.fp_regfile_reads 176 # number of floating regfile reads +system.cpu.fp_regfile_writes 493 # number of floating regfile writes +system.cpu.misc_regfile_reads 189665669 # number of misc regfile reads +system.cpu.misc_regfile_writes 11514 # number of misc regfile writes system.cpu.icache.replacements 2 # number of replacements -system.cpu.icache.tagsinuse 615.328313 # Cycle average of tags in use -system.cpu.icache.total_refs 15326008 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 726 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 21110.203857 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 611.147709 # Cycle average of tags in use +system.cpu.icache.total_refs 15301726 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 719 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 21281.955494 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 615.328313 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.300453 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 15326008 # number of ReadReq hits -system.cpu.icache.demand_hits 15326008 # number of demand (read+write) hits -system.cpu.icache.overall_hits 15326008 # number of overall hits -system.cpu.icache.ReadReq_misses 934 # number of ReadReq misses -system.cpu.icache.demand_misses 934 # number of demand (read+write) misses -system.cpu.icache.overall_misses 934 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 32832500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 32832500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 32832500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 15326942 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 15326942 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 15326942 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000061 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000061 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000061 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 35152.569593 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 35152.569593 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 35152.569593 # average overall miss latency +system.cpu.icache.occ_blocks::0 611.147709 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.298412 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 15301726 # number of ReadReq hits +system.cpu.icache.demand_hits 15301726 # number of demand (read+write) hits +system.cpu.icache.overall_hits 15301726 # number of overall hits +system.cpu.icache.ReadReq_misses 920 # number of ReadReq misses +system.cpu.icache.demand_misses 920 # number of demand (read+write) misses +system.cpu.icache.overall_misses 920 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 32420000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 32420000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 32420000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 15302646 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 15302646 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 15302646 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000060 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000060 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000060 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 35239.130435 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 35239.130435 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 35239.130435 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -354,142 +354,139 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 207 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 207 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 207 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 727 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 727 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 727 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits 201 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 201 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 201 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 719 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 719 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 719 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 25012500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 25012500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 25012500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 24811500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 24811500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 24811500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000047 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate 0.000047 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate 0.000047 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 34405.089409 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 34405.089409 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 34405.089409 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 34508.344924 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 34508.344924 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 34508.344924 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 943475 # number of replacements -system.cpu.dcache.tagsinuse 3548.617037 # Cycle average of tags in use -system.cpu.dcache.total_refs 29160006 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 947571 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 30.773426 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 12936791000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 3548.617037 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.866362 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 24566182 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 4581344 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits 6728 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits 5751 # number of StoreCondReq hits -system.cpu.dcache.demand_hits 29147526 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 29147526 # number of overall hits -system.cpu.dcache.ReadReq_misses 998551 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 153637 # number of WriteReq misses +system.cpu.dcache.replacements 943449 # number of replacements +system.cpu.dcache.tagsinuse 3548.737651 # Cycle average of tags in use +system.cpu.dcache.total_refs 29169762 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 947545 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 30.784566 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 12973953000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 3548.737651 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.866391 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 24598373 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 4558911 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits 6726 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits 5752 # number of StoreCondReq hits +system.cpu.dcache.demand_hits 29157284 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 29157284 # number of overall hits +system.cpu.dcache.ReadReq_misses 981426 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 176070 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses 7 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses 1152188 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 1152188 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 5569139000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 4384723397 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency 126500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency 9953862397 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 9953862397 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 25564733 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses 1157496 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 1157496 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 5458949500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 4506223422 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency 124500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency 9965172922 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 9965172922 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 25579799 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 4734981 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses 6735 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses 5751 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 30299714 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 30299714 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.039060 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.032447 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate 0.001039 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate 0.038026 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.038026 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 5577.220392 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 28539.501533 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency 18071.428571 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency 8639.095701 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 8639.095701 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 23292477 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses 6733 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses 5752 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses 30314780 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 30314780 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.038367 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.037185 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate 0.001040 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate 0.038183 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.038183 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 5562.262972 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 25593.362992 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency 17785.714286 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency 8609.250418 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 8609.250418 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 23278498 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 8136 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 8128 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 2862.890487 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 2863.988435 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 942916 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 85616 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 119000 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks 942894 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 79978 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 129972 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits 204616 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 204616 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 912935 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 34637 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 947572 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 947572 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits 209950 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 209950 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 901448 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 46098 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 947546 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 947546 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 2294888500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 1057301024 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 3352189524 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 3352189524 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 2249272000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1085068550 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 3334340550 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 3334340550 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.035711 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate 0.007315 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.031273 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.031273 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2513.747967 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 30525.190519 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 3537.662071 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 3537.662071 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate 0.035241 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate 0.009736 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.031257 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.031257 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2495.176649 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23538.299926 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 3518.922089 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 3518.922089 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 747 # number of replacements -system.cpu.l2cache.tagsinuse 9154.979721 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1625557 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 15570 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 104.403147 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 744 # number of replacements +system.cpu.l2cache.tagsinuse 9122.566359 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1596024 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 15565 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 102.539287 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 397.893639 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 8757.086082 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.012143 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.267245 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 912568 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 942916 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits 20133 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 932701 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 932701 # number of overall hits -system.cpu.l2cache.ReadReq_misses 1056 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses 1 # number of UpgradeReq misses +system.cpu.l2cache.occ_blocks::0 396.658867 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 8725.907492 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.012105 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.266294 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 901114 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 942894 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits 31559 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 932673 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 932673 # number of overall hits +system.cpu.l2cache.ReadReq_misses 1052 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses 14540 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 15596 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 15596 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 36204000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 498983500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 535187500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 535187500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 913624 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 942916 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 34673 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 948297 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 948297 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.001156 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.419346 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.016446 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.016446 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34284.090909 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34317.984869 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34315.689920 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34315.689920 # average overall miss latency +system.cpu.l2cache.demand_misses 15592 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 15592 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 36036000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 498937500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 534973500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 534973500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 902166 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 942894 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 46099 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 948265 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 948265 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.001166 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.315408 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.016443 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.016443 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34254.752852 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34314.821183 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34310.768343 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34310.768343 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -502,28 +499,24 @@ system.cpu.l2cache.writebacks 32 # nu system.cpu.l2cache.ReadReq_mshr_hits 10 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits 10 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 10 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 1046 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses 1 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 1042 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses 14540 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 15586 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 15586 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses 15582 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 15582 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 32557500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 31500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 451767000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 484324500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 484324500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 32402000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 451783000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 484185000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 484185000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001145 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.419346 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.016436 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.016436 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31125.717017 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31500 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31070.632737 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31074.329526 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31074.329526 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001155 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.315408 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.016432 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.016432 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31095.969290 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31071.733150 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31073.353870 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31073.353870 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions diff --git a/tests/long/10.mcf/ref/x86/linux/o3-timing/simout b/tests/long/10.mcf/ref/x86/linux/o3-timing/simout index 43f4aeb73..bc7ad177a 100755 --- a/tests/long/10.mcf/ref/x86/linux/o3-timing/simout +++ b/tests/long/10.mcf/ref/x86/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 8 2011 15:18:15 -gem5 started Jul 8 2011 19:53:01 +gem5 compiled Jul 15 2011 18:01:24 +gem5 started Jul 15 2011 21:20:28 gem5 executing on u200439-lin.austin.arm.com command line: build/X86_SE/gem5.opt -d build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing -re tests/run.py build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -19,9 +19,8 @@ simplex iterations : 1502 flow value : 4990014995 new implicit arcs : 23867 active arcs : 25772 -info: Increasing stack size by one page. simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 72726971500 because target called exit() +Exiting @ tick 72477044500 because target called exit() diff --git a/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt index 8534b7b7b..705599adb 100644 --- a/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt @@ -1,251 +1,251 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.072727 # Number of seconds simulated -sim_ticks 72726971500 # Number of ticks simulated +sim_seconds 0.072477 # Number of seconds simulated +sim_ticks 72477044500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 68290 # Simulator instruction rate (inst/s) -host_tick_rate 17852786 # Simulator tick rate (ticks/s) -host_mem_usage 388028 # Number of bytes of host memory used -host_seconds 4073.70 # Real time elapsed on the host +host_inst_rate 77321 # Simulator instruction rate (inst/s) +host_tick_rate 20144405 # Simulator tick rate (ticks/s) +host_mem_usage 388184 # Number of bytes of host memory used +host_seconds 3597.87 # Real time elapsed on the host sim_insts 278192519 # Number of instructions simulated system.cpu.workload.num_syscalls 444 # Number of system calls -system.cpu.numCycles 145453944 # number of cpu cycles simulated +system.cpu.numCycles 144954090 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 39128056 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 39128056 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1285795 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 34407152 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 33889591 # Number of BTB hits +system.cpu.BPredUnit.lookups 38824502 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 38824502 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1297953 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 34176085 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 33665907 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 29588069 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 209386921 # Number of instructions fetch has processed -system.cpu.fetch.Branches 39128056 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 33889591 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 65111619 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 11621082 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 39294448 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 23 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 127 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 28796477 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 238037 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 144111677 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.561755 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.288092 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 29621269 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 208413424 # Number of instructions fetch has processed +system.cpu.fetch.Branches 38824502 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 33665907 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 64871665 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 11337306 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 39226989 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 33 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 173 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 28797824 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 223613 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 143548717 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.559587 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.289378 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 81461032 56.53% 56.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3926007 2.72% 59.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2843085 1.97% 61.22% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4618863 3.21% 64.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 6929331 4.81% 69.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 5578828 3.87% 73.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 7691595 5.34% 78.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 4554481 3.16% 81.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 26508455 18.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 81263708 56.61% 56.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3814966 2.66% 59.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2940174 2.05% 61.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 4531865 3.16% 64.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 6958174 4.85% 69.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 5381940 3.75% 73.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 7686471 5.35% 78.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 4497983 3.13% 81.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 26473436 18.44% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 144111677 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.269006 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.439541 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 42334644 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 29762063 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 54385999 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 7511580 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 10117391 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 364671921 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 10117391 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 49398641 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4827860 # Number of cycles rename is blocking +system.cpu.fetch.rateDist::total 143548717 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.267840 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.437789 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 42470221 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 29708132 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 53823823 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 7717953 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 9828588 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 362980420 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 9828588 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 49423752 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 5177939 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 6920 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 54606982 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 25153883 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 359809940 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 28 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 255433 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 20983622 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 323256675 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 885580834 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 885576522 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 4312 # Number of floating rename lookups +system.cpu.rename.RunCycles 54367682 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 24743836 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 358046310 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 26 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 279275 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 20623155 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 321830310 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 881760386 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 881756685 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 3701 # Number of floating rename lookups system.cpu.rename.CommittedMaps 248344192 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 74912483 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 481 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 474 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 57974009 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 116578971 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 38504515 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 58165962 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 12487625 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 352625128 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 468 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 320274168 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 148663 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 74313113 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 111731092 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 22 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 144111677 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.222403 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.776502 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 73486118 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 479 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 472 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 57368685 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 115894254 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 38422039 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 63771824 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 11957885 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 350732960 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 465 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 318496999 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 118138 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 72405796 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 110903478 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 19 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 143548717 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.218738 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.761833 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 34558203 23.98% 23.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 19108427 13.26% 37.24% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 27976000 19.41% 56.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 28361257 19.68% 76.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 18381125 12.75% 89.09% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 10394236 7.21% 96.30% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2736273 1.90% 98.20% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 2552596 1.77% 99.97% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 43560 0.03% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 32402965 22.57% 22.57% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 21621693 15.06% 37.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 28790762 20.06% 57.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 27748357 19.33% 77.02% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 16847570 11.74% 88.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 10612221 7.39% 96.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 3153195 2.20% 98.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 2297476 1.60% 99.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 74478 0.05% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 144111677 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 143548717 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 26349 1.28% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1847389 89.85% 91.13% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 182278 8.87% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 25496 0.77% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.77% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 3039528 91.70% 92.47% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 249529 7.53% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 16711 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 182479275 56.98% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 71 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.98% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 103720585 32.38% 89.37% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 34057526 10.63% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 181568475 57.01% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 37 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.01% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 102910190 32.31% 89.32% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 34001586 10.68% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 320274168 # Type of FU issued -system.cpu.iq.rate 2.201894 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2056016 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006420 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 786864122 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 427256918 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 315787747 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 570 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 2776 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 224 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 322313191 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 282 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 45099386 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 318496999 # Type of FU issued +system.cpu.iq.rate 2.197227 # Inst issue rate +system.cpu.iq.fu_busy_cnt 3314553 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010407 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 783974996 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 423448386 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 314158938 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 410 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 2380 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 163 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 321794634 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 207 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 44143933 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 25799583 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 7450 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 343486 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 7064764 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 25114866 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 7244 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 332312 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 6982288 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3530 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 14483 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 3439 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 14779 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 10117391 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 811347 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 102359 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 352625596 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 16735 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 116578971 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 38504515 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 468 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 471 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 58728 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 343486 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1207902 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 198656 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1406558 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 317936612 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 103056411 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2337556 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 9828588 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 873179 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 111050 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 350733425 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 18952 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 115894254 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 38422039 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 465 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 328 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 81820 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 332312 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1218982 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 194001 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1412983 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 316233239 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 102244590 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2263760 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 136663121 # number of memory reference insts executed -system.cpu.iew.exec_branches 31969004 # Number of branches executed -system.cpu.iew.exec_stores 33606710 # Number of stores executed -system.cpu.iew.exec_rate 2.185823 # Inst execution rate -system.cpu.iew.wb_sent 316589546 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 315787971 # cumulative count of insts written-back -system.cpu.iew.wb_producers 236874431 # num instructions producing a value -system.cpu.iew.wb_consumers 330545022 # num instructions consuming a value +system.cpu.iew.exec_refs 135866033 # number of memory reference insts executed +system.cpu.iew.exec_branches 31754283 # Number of branches executed +system.cpu.iew.exec_stores 33621443 # Number of stores executed +system.cpu.iew.exec_rate 2.181610 # Inst execution rate +system.cpu.iew.wb_sent 314904091 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 314159101 # cumulative count of insts written-back +system.cpu.iew.wb_producers 236907780 # num instructions producing a value +system.cpu.iew.wb_consumers 336010619 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.171051 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.716618 # average fanout of values written-back +system.cpu.iew.wb_rate 2.167301 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.705060 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 278192519 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 74441748 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 72547467 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1285812 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 133994286 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.076152 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.625929 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1297979 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 133720129 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.080409 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.620850 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 52509499 39.19% 39.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 24995000 18.65% 57.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 17512781 13.07% 70.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 12345203 9.21% 80.12% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 3532539 2.64% 82.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 3553321 2.65% 85.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 3000350 2.24% 87.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1127257 0.84% 88.49% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 15418336 11.51% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 52184328 39.03% 39.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 25094085 18.77% 57.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 17016190 12.73% 70.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 12703052 9.50% 80.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 3715852 2.78% 82.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 3516909 2.63% 85.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 3092720 2.31% 87.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1223319 0.91% 88.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 15173674 11.35% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 133994286 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 133720129 # Number of insts commited each cycle system.cpu.commit.count 278192519 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 122219139 # Number of memory references committed @@ -255,49 +255,49 @@ system.cpu.commit.branches 29309710 # Nu system.cpu.commit.fp_insts 40 # Number of committed floating point instructions. system.cpu.commit.int_insts 278186227 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 15418336 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 15173674 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 471210217 # The number of ROB reads -system.cpu.rob.rob_writes 715407828 # The number of ROB writes -system.cpu.timesIdled 40427 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 1342267 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 469286441 # The number of ROB reads +system.cpu.rob.rob_writes 711329741 # The number of ROB writes +system.cpu.timesIdled 41147 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 1405373 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 278192519 # Number of Instructions Simulated system.cpu.committedInsts_total 278192519 # Number of Instructions Simulated -system.cpu.cpi 0.522854 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.522854 # CPI: Total CPI of All Threads -system.cpu.ipc 1.912581 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.912581 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 557964995 # number of integer regfile reads -system.cpu.int_regfile_writes 283520691 # number of integer regfile writes -system.cpu.fp_regfile_reads 186 # number of floating regfile reads -system.cpu.fp_regfile_writes 177 # number of floating regfile writes -system.cpu.misc_regfile_reads 204022079 # number of misc regfile reads -system.cpu.icache.replacements 65 # number of replacements -system.cpu.icache.tagsinuse 828.162739 # Cycle average of tags in use -system.cpu.icache.total_refs 28795146 # Total number of references to valid blocks. +system.cpu.cpi 0.521057 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.521057 # CPI: Total CPI of All Threads +system.cpu.ipc 1.919177 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.919177 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 555871897 # number of integer regfile reads +system.cpu.int_regfile_writes 282032504 # number of integer regfile writes +system.cpu.fp_regfile_reads 111 # number of floating regfile reads +system.cpu.fp_regfile_writes 126 # number of floating regfile writes +system.cpu.misc_regfile_reads 202657544 # number of misc regfile reads +system.cpu.icache.replacements 67 # number of replacements +system.cpu.icache.tagsinuse 826.564016 # Cycle average of tags in use +system.cpu.icache.total_refs 28796514 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 1029 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 27983.620991 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 27984.950437 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 828.162739 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.404376 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 28795146 # number of ReadReq hits -system.cpu.icache.demand_hits 28795146 # number of demand (read+write) hits -system.cpu.icache.overall_hits 28795146 # number of overall hits -system.cpu.icache.ReadReq_misses 1331 # number of ReadReq misses -system.cpu.icache.demand_misses 1331 # number of demand (read+write) misses -system.cpu.icache.overall_misses 1331 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 47629500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 47629500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 47629500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 28796477 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 28796477 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 28796477 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000046 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000046 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000046 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 35784.748310 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 35784.748310 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 35784.748310 # average overall miss latency +system.cpu.icache.occ_blocks::0 826.564016 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.403596 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 28796514 # number of ReadReq hits +system.cpu.icache.demand_hits 28796514 # number of demand (read+write) hits +system.cpu.icache.overall_hits 28796514 # number of overall hits +system.cpu.icache.ReadReq_misses 1310 # number of ReadReq misses +system.cpu.icache.demand_misses 1310 # number of demand (read+write) misses +system.cpu.icache.overall_misses 1310 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 47269000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 47269000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 47269000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 28797824 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 28797824 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 28797824 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000045 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000045 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000045 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 36083.206107 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 36083.206107 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 36083.206107 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -307,166 +307,166 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 301 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 301 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 301 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits 280 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 280 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 280 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses 1030 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses 1030 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses 1030 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 36247000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 36247000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 36247000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 36240000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 36240000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 36240000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000036 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate 0.000036 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate 0.000036 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 35191.262136 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 35191.262136 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 35191.262136 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 35184.466019 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 35184.466019 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 35184.466019 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2072723 # number of replacements -system.cpu.dcache.tagsinuse 4076.250938 # Cycle average of tags in use -system.cpu.dcache.total_refs 86852791 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2076819 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 41.820106 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 24787226000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4076.250938 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.995178 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 55654749 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 31198033 # number of WriteReq hits -system.cpu.dcache.demand_hits 86852782 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 86852782 # number of overall hits -system.cpu.dcache.ReadReq_misses 2230129 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 241718 # number of WriteReq misses -system.cpu.dcache.demand_misses 2471847 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 2471847 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 14270225000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 4343136672 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency 18613361672 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 18613361672 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 57884878 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 2072715 # number of replacements +system.cpu.dcache.tagsinuse 4076.040338 # Cycle average of tags in use +system.cpu.dcache.total_refs 86994905 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2076811 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 41.888696 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 24878005000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4076.040338 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.995127 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 55797094 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 31197802 # number of WriteReq hits +system.cpu.dcache.demand_hits 86994896 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 86994896 # number of overall hits +system.cpu.dcache.ReadReq_misses 2231267 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 241949 # number of WriteReq misses +system.cpu.dcache.demand_misses 2473216 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 2473216 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 14264095500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 4347965193 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency 18612060693 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 18612060693 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 58028361 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 31439751 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 89324629 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 89324629 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.038527 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.007688 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate 0.027673 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.027673 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 6398.833879 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 17967.783417 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency 7530.143116 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 7530.143116 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 275500 # number of cycles access was blocked +system.cpu.dcache.demand_accesses 89468112 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 89468112 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.038451 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.007696 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate 0.027644 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.027644 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 6392.823226 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 17970.585508 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency 7525.448927 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 7525.448927 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 284000 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 82 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 84 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 3359.756098 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 3380.952381 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 1446764 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 259013 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 136012 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits 395025 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 395025 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 1971116 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 105706 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 2076822 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 2076822 # number of overall MSHR misses +system.cpu.dcache.writebacks 1447001 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 260149 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 136252 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits 396401 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 396401 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 1971118 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 105697 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 2076815 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 2076815 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 5556895000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 1872300172 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 7429195172 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 7429195172 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 5560817000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1877216693 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 7438033693 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 7438033693 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.034052 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate 0.033968 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate 0.003362 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.023250 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.023250 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2819.161835 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17712.335837 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 3577.193988 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 3577.193988 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate 0.023213 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.023213 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2821.148708 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17760.359263 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 3581.461850 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 3581.461850 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 49102 # number of replacements -system.cpu.l2cache.tagsinuse 18807.221207 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3317038 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 77109 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 43.017521 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 18748.930580 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3317286 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 77110 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 43.020179 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 6724.342247 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 12082.878960 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.205211 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.368740 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 1937588 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 1446764 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits 63709 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 2001297 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 2001297 # number of overall hits -system.cpu.l2cache.ReadReq_misses 34500 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::0 6700.733856 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 12048.196724 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.204490 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.367682 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 1937583 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 1447001 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits 63701 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 2001284 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 2001284 # number of overall hits +system.cpu.l2cache.ReadReq_misses 34508 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses 1 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses 42053 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 76553 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 76553 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 1179515000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 1442921000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 2622436000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 2622436000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 1972088 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 1446764 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses 42051 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 76559 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 76559 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 1180262000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 1442869500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 2623131500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 2623131500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 1972091 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 1447001 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 105762 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 2077850 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 2077850 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.017494 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses 105752 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 2077843 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 2077843 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.017498 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.397619 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.036842 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.036842 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34188.840580 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34311.963475 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34256.475906 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34256.475906 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 32000 # number of cycles access was blocked +system.cpu.l2cache.ReadExReq_miss_rate 0.397638 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.036845 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.036845 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34202.561725 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34312.370693 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34262.875691 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34262.875691 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 35000 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 13 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 14 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2461.538462 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2500 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks 29195 # number of writebacks +system.cpu.l2cache.writebacks 29193 # number of writebacks system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 34500 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 34508 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses 1 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 42053 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 76553 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 76553 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 42051 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 76559 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 76559 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 1070219000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 1070240500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency 31000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 1309892500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 2380111500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 2380111500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 1310019500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 2380260000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 2380260000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017494 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017498 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.397619 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.036842 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.036842 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31020.840580 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.397638 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.036845 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.036845 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31014.272053 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31148.610087 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31091.028438 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31091.028438 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31153.111698 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31090.531486 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31090.531486 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions |