summaryrefslogtreecommitdiff
path: root/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt')
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt26
1 files changed, 21 insertions, 5 deletions
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
index 70d7495a6..31ad19d58 100644
--- a/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2252516 # Simulator instruction rate (inst/s)
-host_mem_usage 246196 # Number of bytes of host memory used
-host_seconds 176.99 # Real time elapsed on the host
-host_tick_rate 3205571054 # Simulator tick rate (ticks/s)
+host_inst_rate 531142 # Simulator instruction rate (inst/s)
+host_mem_usage 232344 # Number of bytes of host memory used
+host_seconds 750.58 # Real time elapsed on the host
+host_tick_rate 755872580 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 398664609 # Number of instructions simulated
sim_seconds 0.567343 # Number of seconds simulated
@@ -232,8 +232,24 @@ system.cpu.l2cache.warmup_cycle 0 # Cy
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 1134686340 # number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.num_busy_cycles 1134686340 # Number of busy cycles
+system.cpu.num_conditional_control_insts 25997790 # number of instructions that are conditional controls
+system.cpu.num_fp_alu_accesses 155295119 # Number of float alu accesses
+system.cpu.num_fp_insts 155295119 # number of float instructions
+system.cpu.num_fp_register_reads 151776196 # number of times the floating registers were read
+system.cpu.num_fp_register_writes 100196481 # number of times the floating registers were written
+system.cpu.num_func_calls 16015498 # number of times a function call or return occured
+system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_insts 398664609 # Number of instructions executed
-system.cpu.num_refs 168275276 # Number of memory references
+system.cpu.num_int_alu_accesses 316365921 # Number of integer alu accesses
+system.cpu.num_int_insts 316365921 # number of integer instructions
+system.cpu.num_int_register_reads 372938779 # number of times the integer registers were read
+system.cpu.num_int_register_writes 159335870 # number of times the integer registers were written
+system.cpu.num_load_insts 94754511 # Number of load instructions
+system.cpu.num_mem_refs 168275276 # number of memory refs
+system.cpu.num_store_insts 73520765 # Number of store instructions
system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
---------- End Simulation Statistics ----------