summaryrefslogtreecommitdiff
path: root/tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt12
1 files changed, 6 insertions, 6 deletions
diff --git a/tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt
index 792d75c5d..ccb6f986c 100644
--- a/tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/30.eon/ref/arm/linux/simple-timing/stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1001528 # Simulator instruction rate (inst/s)
-host_mem_usage 213556 # Number of bytes of host memory used
-host_seconds 343.67 # Real time elapsed on the host
-host_tick_rate 1530053892 # Simulator tick rate (ticks/s)
+host_inst_rate 1023413 # Simulator instruction rate (inst/s)
+host_mem_usage 218276 # Number of bytes of host memory used
+host_seconds 336.52 # Real time elapsed on the host
+host_tick_rate 1562566741 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 344196749 # Number of instructions simulated
+sim_insts 344399678 # Number of instructions simulated
sim_seconds 0.525836 # Number of seconds simulated
sim_ticks 525836291000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 94586725 # number of ReadReq accesses(hits+misses)
@@ -226,7 +226,7 @@ system.cpu.l2cache.warmup_cycle 0 # Cy
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 1051672582 # number of cpu cycles simulated
-system.cpu.num_insts 344196749 # Number of instructions executed
+system.cpu.num_insts 344399678 # Number of instructions executed
system.cpu.num_refs 177028576 # Number of memory references
system.cpu.workload.PROG:num_syscalls 191 # Number of system calls