summaryrefslogtreecommitdiff
path: root/tests/long/30.eon
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/30.eon')
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/o3-timing/simout14
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt590
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/simple-atomic/config.ini2
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr3
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/simple-atomic/simout11
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt10
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/simple-timing/config.ini4
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/simple-timing/simout12
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt10
10 files changed, 335 insertions, 325 deletions
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini b/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
index 3616ca38d..27f9eaaeb 100644
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
@@ -353,12 +353,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/eon
+executable=/chips/pd/randd/dist/cpu2000/binaries/alpha/tru64/eon
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout b/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
index 614afa28e..d24548cc7 100755
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
@@ -1,3 +1,5 @@
+Redirecting stdout to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing/simout
+Redirecting stderr to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing/simerr
M5 Simulator System
Copyright (c) 2001-2008
@@ -5,15 +7,15 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Sep 20 2010 15:04:49
-M5 revision 0c4a7d867247 7686 default qtip print-identical tip
-M5 started Sep 20 2010 15:04:52
-M5 executing on phenom
-command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing
+M5 compiled Nov 2 2010 21:30:55
+M5 revision 0af3760102ec+ 7713+ default qtip ext/alpha_prefetch.patch tip
+M5 started Nov 2 2010 21:32:27
+M5 executing on aus-bc2-b15
+command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Eon, Version 1.1
info: Increasing stack size by one page.
OO-style eon Time= 0.133333
-Exiting @ tick 134780256500 because target called exit()
+Exiting @ tick 136326909500 because target called exit()
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
index 4907a0e08..dba375093 100644
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,112 +1,112 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 209084 # Simulator instruction rate (inst/s)
-host_mem_usage 200220 # Number of bytes of host memory used
-host_seconds 1796.28 # Real time elapsed on the host
-host_tick_rate 75032789 # Simulator tick rate (ticks/s)
+host_inst_rate 228388 # Simulator instruction rate (inst/s)
+host_mem_usage 246968 # Number of bytes of host memory used
+host_seconds 1644.46 # Real time elapsed on the host
+host_tick_rate 82900633 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 375574819 # Number of instructions simulated
-sim_seconds 0.134780 # Number of seconds simulated
-sim_ticks 134780256500 # Number of ticks simulated
+sim_seconds 0.136327 # Number of seconds simulated
+sim_ticks 136326909500 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.BTBHits 34013245 # Number of BTB hits
-system.cpu.BPredUnit.BTBLookups 43763729 # Number of BTB lookups
-system.cpu.BPredUnit.RASInCorrect 1420 # Number of incorrect RAS predictions.
-system.cpu.BPredUnit.condIncorrect 5537198 # Number of conditional branches incorrect
-system.cpu.BPredUnit.condPredicted 35178330 # Number of conditional branches predicted
-system.cpu.BPredUnit.lookups 62077463 # Number of BP lookups
-system.cpu.BPredUnit.usedRAS 12488414 # Number of times the RAS was used to get a target.
+system.cpu.BPredUnit.BTBHits 35459307 # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups 43810174 # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect 1426 # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect 5614078 # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted 35351284 # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups 62456368 # Number of BP lookups
+system.cpu.BPredUnit.usedRAS 12662154 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 44587532 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 13095097 # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_lim_events 12699878 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 254238271 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.568075 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 2.238705 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::samples 256761438 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::mean 1.552665 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::stdev 2.229770 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 122261214 48.09% 48.09% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 50419868 19.83% 67.92% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 19851999 7.81% 75.73% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 19999442 7.87% 83.60% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 10886968 4.28% 87.88% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 9291241 3.65% 91.53% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 5249545 2.06% 93.60% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 3182897 1.25% 94.85% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 13095097 5.15% 100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0 124458766 48.47% 48.47% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1 50855968 19.81% 68.28% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2 19650568 7.65% 75.93% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3 20252396 7.89% 83.82% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4 10775172 4.20% 88.02% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5 8940653 3.48% 91.50% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6 5548934 2.16% 93.66% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7 3579103 1.39% 95.05% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8 12699878 4.95% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 254238271 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total 256761438 # Number of insts commited each cycle
system.cpu.commit.COM:count 398664594 # Number of instructions committed
-system.cpu.commit.COM:loads 100651995 # Number of loads committed
+system.cpu.commit.COM:loads 94754489 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
-system.cpu.commit.COM:refs 174183397 # Number of memory references committed
+system.cpu.commit.COM:refs 168275218 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.branchMispredicts 5532855 # The number of times a branch was mispredicted
+system.cpu.commit.branchMispredicts 5609735 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 398664594 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.commitSquashedInsts 94873241 # The number of squashed insts skipped by commit
+system.cpu.commit.commitSquashedInsts 98058240 # The number of squashed insts skipped by commit
system.cpu.committedInsts 375574819 # Number of Instructions Simulated
system.cpu.committedInsts_total 375574819 # Number of Instructions Simulated
-system.cpu.cpi 0.717728 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 0.717728 # CPI: Total CPI of All Threads
+system.cpu.cpi 0.725964 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 0.725964 # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses 3 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits 3 # number of LoadLockedReq hits
-system.cpu.dcache.ReadReq_accesses 95565604 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 33374.015748 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31987.257900 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_hits 95563953 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 55100500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_accesses 96258234 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 33424.104432 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31993.883792 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits 96256587 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency 55049500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.000017 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_misses 1651 # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_hits 670 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_miss_latency 31379500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_misses 1647 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits 666 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency 31386000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 981 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 73520729 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 30116.133558 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35471.048513 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_hits 73502909 # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 536669500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_avg_miss_latency 30170.708432 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35486.697966 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits 73502915 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency 537461000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.000242 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_misses 17820 # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_hits 14625 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_miss_latency 113330000 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_misses 17814 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits 14619 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency 113380000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.000043 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 3195 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs 40485.360393 # Average number of references to valid blocks.
+system.cpu.dcache.avg_refs 40651.222462 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.demand_accesses 169086333 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 30392.378409 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 34652.658046 # average overall mshr miss latency
-system.cpu.dcache.demand_hits 169066862 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 591770000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_accesses 169778963 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 30446.045938 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 34666.187739 # average overall mshr miss latency
+system.cpu.dcache.demand_hits 169759502 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency 592510500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.000115 # miss rate for demand accesses
-system.cpu.dcache.demand_misses 19471 # number of demand (read+write) misses
-system.cpu.dcache.demand_mshr_hits 15295 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 144709500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_misses 19461 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits 15285 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency 144766000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 4176 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.804225 # Average percentage of cache occupancy
-system.cpu.dcache.occ_blocks::0 3294.106020 # Average occupied blocks per context
-system.cpu.dcache.overall_accesses 169086333 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 30392.378409 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 34652.658046 # average overall mshr miss latency
+system.cpu.dcache.occ_%::0 0.804250 # Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0 3294.209288 # Average occupied blocks per context
+system.cpu.dcache.overall_accesses 169778963 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 30446.045938 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 34666.187739 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits 169066862 # number of overall hits
-system.cpu.dcache.overall_miss_latency 591770000 # number of overall miss cycles
+system.cpu.dcache.overall_hits 169759502 # number of overall hits
+system.cpu.dcache.overall_miss_latency 592510500 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.000115 # miss rate for overall accesses
-system.cpu.dcache.overall_misses 19471 # number of overall misses
-system.cpu.dcache.overall_mshr_hits 15295 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 144709500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_misses 19461 # number of overall misses
+system.cpu.dcache.overall_mshr_hits 15285 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency 144766000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 4176 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -114,227 +114,227 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 781 # number of replacements
system.cpu.dcache.sampled_refs 4176 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 3294.106020 # Cycle average of tags in use
-system.cpu.dcache.total_refs 169066865 # Total number of references to valid blocks.
+system.cpu.dcache.tagsinuse 3294.209288 # Cycle average of tags in use
+system.cpu.dcache.total_refs 169759505 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 662 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 22152007 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:BranchMispred 4419 # Number of times decode detected a branch misprediction
-system.cpu.decode.DECODE:BranchResolved 11286796 # Number of times decode resolved a branch
-system.cpu.decode.DECODE:DecodedInsts 532040738 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 132274950 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 98625859 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 15181213 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:SquashedInsts 13245 # Number of squashed instructions handled by decode
-system.cpu.decode.DECODE:UnblockCycles 1185455 # Number of cycles decode is unblocking
-system.cpu.dtb.data_accesses 184734537 # DTB accesses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_hits 184683089 # DTB hits
-system.cpu.dtb.data_misses 51448 # DTB misses
+system.cpu.decode.DECODE:BlockedCycles 21274693 # Number of cycles decode is blocked
+system.cpu.decode.DECODE:BranchMispred 4421 # Number of times decode detected a branch misprediction
+system.cpu.decode.DECODE:BranchResolved 11335478 # Number of times decode resolved a branch
+system.cpu.decode.DECODE:DecodedInsts 536362282 # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles 133648516 # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles 100614513 # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles 15751437 # Number of cycles decode is squashing
+system.cpu.decode.DECODE:SquashedInsts 13226 # Number of squashed instructions handled by decode
+system.cpu.decode.DECODE:UnblockCycles 1223716 # Number of cycles decode is unblocking
+system.cpu.dtb.data_accesses 185361756 # DTB accesses
+system.cpu.dtb.data_acv 1 # DTB access violations
+system.cpu.dtb.data_hits 185333824 # DTB hits
+system.cpu.dtb.data_misses 27932 # DTB misses
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.read_accesses 104442295 # DTB read accesses
+system.cpu.dtb.read_accesses 105061264 # DTB read accesses
system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_hits 104392308 # DTB read hits
-system.cpu.dtb.read_misses 49987 # DTB read misses
-system.cpu.dtb.write_accesses 80292242 # DTB write accesses
-system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_hits 80290781 # DTB write hits
-system.cpu.dtb.write_misses 1461 # DTB write misses
-system.cpu.fetch.Branches 62077463 # Number of branches that fetch encountered
-system.cpu.fetch.CacheLines 63755206 # Number of cache lines fetched
-system.cpu.fetch.Cycles 165857748 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.IcacheSquashes 1527822 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.Insts 544006695 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 5884776 # Number of cycles fetch has spent squashing
-system.cpu.fetch.branchRate 0.230291 # Number of branch fetches per cycle
-system.cpu.fetch.icacheStallCycles 63755206 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.predictedBranches 46501659 # Number of branches that fetch has predicted taken
-system.cpu.fetch.rate 2.018125 # Number of inst fetches per cycle
-system.cpu.fetch.rateDist::samples 269419484 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 2.019181 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 3.021968 # Number of instructions fetched each cycle (Total)
+system.cpu.dtb.read_hits 105034802 # DTB read hits
+system.cpu.dtb.read_misses 26462 # DTB read misses
+system.cpu.dtb.write_accesses 80300492 # DTB write accesses
+system.cpu.dtb.write_acv 1 # DTB write access violations
+system.cpu.dtb.write_hits 80299022 # DTB write hits
+system.cpu.dtb.write_misses 1470 # DTB write misses
+system.cpu.fetch.Branches 62456368 # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines 64427463 # Number of cache lines fetched
+system.cpu.fetch.Cycles 168595579 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes 1484985 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts 548969588 # Number of instructions fetch has processed
+system.cpu.fetch.SquashCycles 6021463 # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate 0.229068 # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles 64427463 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches 48121461 # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate 2.013431 # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples 272512875 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 2.014472 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 3.018403 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 167317249 62.10% 62.10% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 9830332 3.65% 65.75% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 10264297 3.81% 69.56% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 7467850 2.77% 72.33% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 14528793 5.39% 77.73% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 9632139 3.58% 81.30% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 7095921 2.63% 83.93% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 3870398 1.44% 85.37% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 39412505 14.63% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 168345063 61.78% 61.78% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 11153110 4.09% 65.87% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 11633749 4.27% 70.14% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 6179991 2.27% 72.40% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 14406846 5.29% 77.69% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 9876694 3.62% 81.32% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 7175383 2.63% 83.95% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 3990457 1.46% 85.41% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 39751582 14.59% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 269419484 # Number of instructions fetched each cycle (Total)
-system.cpu.icache.ReadReq_accesses 63755206 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 32282.788581 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 30880.348450 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 63750372 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 156055000 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_rate 0.000076 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_misses 4834 # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_hits 931 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_miss_latency 120526000 # number of ReadReq MSHR miss cycles
+system.cpu.fetch.rateDist::total 272512875 # Number of instructions fetched each cycle (Total)
+system.cpu.icache.ReadReq_accesses 64427463 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 32238.031366 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 30836.486832 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 64422617 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 156225500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate 0.000075 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses 4846 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits 935 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency 120601500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000061 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_misses 3903 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses 3911 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.icache.avg_refs 16333.684858 # Average number of references to valid blocks.
+system.cpu.icache.avg_refs 16472.159806 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.demand_accesses 63755206 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 32282.788581 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 30880.348450 # average overall mshr miss latency
-system.cpu.icache.demand_hits 63750372 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 156055000 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate 0.000076 # miss rate for demand accesses
-system.cpu.icache.demand_misses 4834 # number of demand (read+write) misses
-system.cpu.icache.demand_mshr_hits 931 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 120526000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_accesses 64427463 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 32238.031366 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 30836.486832 # average overall mshr miss latency
+system.cpu.icache.demand_hits 64422617 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 156225500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate 0.000075 # miss rate for demand accesses
+system.cpu.icache.demand_misses 4846 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits 935 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency 120601500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000061 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_misses 3903 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses 3911 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.891530 # Average percentage of cache occupancy
-system.cpu.icache.occ_blocks::0 1825.852920 # Average occupied blocks per context
-system.cpu.icache.overall_accesses 63755206 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 32282.788581 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 30880.348450 # average overall mshr miss latency
+system.cpu.icache.occ_%::0 0.891874 # Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0 1826.557172 # Average occupied blocks per context
+system.cpu.icache.overall_accesses 64427463 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 32238.031366 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 30836.486832 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 63750372 # number of overall hits
-system.cpu.icache.overall_miss_latency 156055000 # number of overall miss cycles
-system.cpu.icache.overall_miss_rate 0.000076 # miss rate for overall accesses
-system.cpu.icache.overall_misses 4834 # number of overall misses
-system.cpu.icache.overall_mshr_hits 931 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 120526000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_hits 64422617 # number of overall hits
+system.cpu.icache.overall_miss_latency 156225500 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate 0.000075 # miss rate for overall accesses
+system.cpu.icache.overall_misses 4846 # number of overall misses
+system.cpu.icache.overall_mshr_hits 935 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency 120601500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000061 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_misses 3903 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses 3911 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu.icache.replacements 1981 # number of replacements
-system.cpu.icache.sampled_refs 3903 # Sample count of references to valid blocks.
+system.cpu.icache.replacements 1989 # number of replacements
+system.cpu.icache.sampled_refs 3911 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 1825.852920 # Cycle average of tags in use
-system.cpu.icache.total_refs 63750372 # Total number of references to valid blocks.
+system.cpu.icache.tagsinuse 1826.557172 # Cycle average of tags in use
+system.cpu.icache.total_refs 64422617 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
-system.cpu.idleCycles 141032 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 50928648 # Number of branches executed
-system.cpu.iew.EXEC:nop 27198310 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.554098 # Inst execution rate
-system.cpu.iew.EXEC:refs 191466035 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 80302922 # Number of stores executed
+system.cpu.idleCycles 140947 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches 51277692 # Number of branches executed
+system.cpu.iew.EXEC:nop 27475837 # number of nop insts executed
+system.cpu.iew.EXEC:rate 1.546858 # Inst execution rate
+system.cpu.iew.EXEC:refs 185361805 # number of memory reference insts executed
+system.cpu.iew.EXEC:stores 80300524 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 288648946 # num instructions consuming a value
-system.cpu.iew.WB:count 415155943 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.699341 # average fanout of values written-back
+system.cpu.iew.WB:consumers 290508552 # num instructions consuming a value
+system.cpu.iew.WB:count 417530576 # cumulative count of insts written-back
+system.cpu.iew.WB:fanout 0.697486 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 201863998 # num instructions producing a value
-system.cpu.iew.WB:rate 1.540121 # insts written-back per cycle
-system.cpu.iew.WB:sent 415846665 # cumulative count of insts sent to commit
-system.cpu.iew.branchMispredicts 6072161 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewBlockCycles 3214599 # Number of cycles IEW is blocking
-system.cpu.iew.iewDispLoadInsts 125039862 # Number of dispatched load instructions
+system.cpu.iew.WB:producers 202625525 # num instructions producing a value
+system.cpu.iew.WB:rate 1.531358 # insts written-back per cycle
+system.cpu.iew.WB:sent 418298724 # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts 6117740 # Number of branch mispredicts detected at execute
+system.cpu.iew.iewBlockCycles 3299737 # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts 117580442 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 241 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewDispSquashedInsts 6489838 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispStoreInsts 92505583 # Number of dispatched store instructions
-system.cpu.iew.iewDispatchedInsts 493538259 # Number of instructions dispatched to IQ
-system.cpu.iew.iewExecLoadInsts 111163113 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 8697897 # Number of squashed instructions skipped in execute
-system.cpu.iew.iewExecutedInsts 418923368 # Number of executed instructions
-system.cpu.iew.iewIQFullEvents 138014 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewDispSquashedInsts 6436127 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts 92914841 # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts 496723261 # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts 105061281 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 8627247 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts 421756759 # Number of executed instructions
+system.cpu.iew.iewIQFullEvents 169659 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewLSQFullEvents 28455 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.iewSquashCycles 15181213 # Number of cycles IEW is squashing
-system.cpu.iew.iewUnblockCycles 561595 # Number of cycles IEW is unblocking
+system.cpu.iew.iewLSQFullEvents 28133 # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles 15751437 # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles 607162 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.lsq.thread.0.forwLoads 8650010 # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread.0.ignoredResponses 47350 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.forwLoads 8600585 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses 30861 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread.0.memOrderViolation 540044 # Number of memory ordering violations
-system.cpu.iew.lsq.thread.0.rescheduledLoads 176691 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread.0.squashedLoads 24387867 # Number of loads squashed
-system.cpu.iew.lsq.thread.0.squashedStores 18974181 # Number of stores squashed
-system.cpu.iew.memOrderViolationEvents 540044 # Number of memory order violations
-system.cpu.iew.predictedNotTakenIncorrect 1086448 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.predictedTakenIncorrect 4985713 # Number of branches that were predicted taken incorrectly
-system.cpu.ipc 1.393286 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 1.393286 # IPC: Total IPC of All Threads
+system.cpu.iew.lsq.thread.0.memOrderViolation 663165 # Number of memory ordering violations
+system.cpu.iew.lsq.thread.0.rescheduledLoads 175980 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread.0.squashedLoads 22825953 # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores 19394112 # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents 663165 # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect 1101512 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect 5016228 # Number of branches that were predicted taken incorrectly
+system.cpu.ipc 1.377479 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 1.377479 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 166094034 38.84% 38.85% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 2150895 0.50% 39.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 39.35% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 34767843 8.13% 47.48% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 7837636 1.83% 49.32% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 2956341 0.69% 50.01% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 16811834 3.93% 53.94% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 1571362 0.37% 54.31% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 54.31% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 113187864 26.47% 80.78% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 82209875 19.22% 100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu 175581687 40.80% 40.80% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult 2149994 0.50% 41.30% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 41.30% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd 34727338 8.07% 49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp 7823215 1.82% 51.19% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt 2961066 0.69% 51.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult 16836878 3.91% 55.79% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv 1569908 0.36% 56.16% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 56.16% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead 106389727 24.72% 80.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite 82310612 19.12% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 427621265 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 9425623 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.022042 # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:FU_type_0::total 430384006 # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt 8629906 # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate 0.020052 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 22465 0.24% 0.24% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.24% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.24% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 44257 0.47% 0.71% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 507 0.01% 0.71% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 7079 0.08% 0.79% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 1310742 13.91% 14.69% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 1081807 11.48% 26.17% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 26.17% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 5661778 60.07% 86.24% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 1296988 13.76% 100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu 24317 0.28% 0.28% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.28% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.28% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd 44159 0.51% 0.79% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp 3134 0.04% 0.83% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt 6690 0.08% 0.91% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult 1184776 13.73% 14.64% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv 981942 11.38% 26.01% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 26.01% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead 5222594 60.52% 86.53% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite 1162294 13.47% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 269419484 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.587195 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.714658 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::samples 272512875 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean 1.579316 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.717067 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 98807587 36.67% 36.67% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 58261038 21.62% 58.30% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 40917124 15.19% 73.49% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 29020181 10.77% 84.26% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 23205890 8.61% 92.87% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 11236315 4.17% 97.04% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 5001720 1.86% 98.90% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 2307051 0.86% 99.75% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 662578 0.25% 100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0 101003308 37.06% 37.06% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1 58496079 21.47% 58.53% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2 41698303 15.30% 73.83% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3 27977806 10.27% 84.10% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4 23760656 8.72% 92.82% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5 11524865 4.23% 97.05% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6 5162499 1.89% 98.94% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7 2198912 0.81% 99.75% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8 690447 0.25% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 269419484 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.586365 # Inst issue rate
-system.cpu.iq.iqInstsAdded 466339708 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqInstsIssued 427621265 # Number of instructions issued
+system.cpu.iq.ISSUE:issued_per_cycle::total 272512875 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate 1.578500 # Inst issue rate
+system.cpu.iq.iqInstsAdded 469247183 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued 430384006 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 241 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqSquashedInstsExamined 89739850 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedInstsIssued 704910 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 92662056 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued 866219 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 26 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.iqSquashedOperandsExamined 69710487 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedOperandsExamined 70475093 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.fetch_accesses 63755513 # ITB accesses
+system.cpu.itb.fetch_accesses 64427767 # ITB accesses
system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_hits 63755206 # ITB hits
-system.cpu.itb.fetch_misses 307 # ITB misses
+system.cpu.itb.fetch_hits 64427463 # ITB hits
+system.cpu.itb.fetch_misses 304 # ITB misses
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_hits 0 # DTB read hits
@@ -344,97 +344,97 @@ system.cpu.itb.write_acv 0 # DT
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 3199 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_avg_miss_latency 34585.272553 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31456.646478 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34601.370736 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31458.240357 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 62 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_miss_latency 108494000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency 108544500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.980619 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 3137 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency 98679500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency 98684500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.980619 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 3137 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadReq_accesses 4880 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency 34357.396450 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31169.467456 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_hits 655 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_miss_latency 145160000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_rate 0.865779 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_misses 4225 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency 131691000 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate 0.865779 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_misses 4225 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses 4888 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34357.345635 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31169.742134 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits 661 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency 145228500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate 0.864771 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses 4227 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency 131754500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate 0.864771 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses 4227 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 662 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 662 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.l2cache.avg_refs 0.152443 # Average number of references to valid blocks.
+system.cpu.l2cache.avg_refs 0.153637 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.demand_accesses 8079 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency 34454.496061 # average overall miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency 31291.836457 # average overall mshr miss latency
-system.cpu.l2cache.demand_hits 717 # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency 253654000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_rate 0.911251 # miss rate for demand accesses
-system.cpu.l2cache.demand_misses 7362 # number of demand (read+write) misses
+system.cpu.l2cache.demand_accesses 8087 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34461.298207 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31292.639870 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits 723 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency 253773000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate 0.910597 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses 7364 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_miss_latency 230370500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_rate 0.911251 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_misses 7362 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_miss_latency 230439000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate 0.910597 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses 7364 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.108627 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.011574 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_blocks::0 3559.477751 # Average occupied blocks per context
-system.cpu.l2cache.occ_blocks::1 379.255991 # Average occupied blocks per context
-system.cpu.l2cache.overall_accesses 8079 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency 34454.496061 # average overall miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency 31291.836457 # average overall mshr miss latency
+system.cpu.l2cache.occ_%::0 0.108677 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_%::1 0.011575 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_blocks::0 3561.129355 # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1 379.284506 # Average occupied blocks per context
+system.cpu.l2cache.overall_accesses 8087 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34461.298207 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31292.639870 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.l2cache.overall_hits 717 # number of overall hits
-system.cpu.l2cache.overall_miss_latency 253654000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_rate 0.911251 # miss rate for overall accesses
-system.cpu.l2cache.overall_misses 7362 # number of overall misses
+system.cpu.l2cache.overall_hits 723 # number of overall hits
+system.cpu.l2cache.overall_miss_latency 253773000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate 0.910597 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses 7364 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_miss_latency 230370500 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_rate 0.911251 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_misses 7362 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_miss_latency 230439000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate 0.910597 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses 7364 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 13 # number of replacements
-system.cpu.l2cache.sampled_refs 4769 # Sample count of references to valid blocks.
+system.cpu.l2cache.sampled_refs 4771 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse 3938.733742 # Cycle average of tags in use
-system.cpu.l2cache.total_refs 727 # Total number of references to valid blocks.
+system.cpu.l2cache.tagsinuse 3940.413861 # Cycle average of tags in use
+system.cpu.l2cache.total_refs 733 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
-system.cpu.memDep0.conflictingLoads 72822522 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 52763057 # Number of conflicting stores.
-system.cpu.memDep0.insertedLoads 125039862 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 92505583 # Number of stores inserted to the mem dependence unit.
-system.cpu.numCycles 269560516 # number of cpu cycles simulated
-system.cpu.rename.RENAME:BlockCycles 11010620 # Number of cycles rename is blocking
+system.cpu.memDep0.conflictingLoads 71937561 # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores 54246192 # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads 117580442 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 92914841 # Number of stores inserted to the mem dependence unit.
+system.cpu.numCycles 272653822 # number of cpu cycles simulated
+system.cpu.rename.RENAME:BlockCycles 10643219 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 259532341 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IQFullEvents 2256823 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 137290050 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 7674469 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RENAME:IQFullEvents 2331141 # Number of times rename has blocked due to IQ full
+system.cpu.rename.RENAME:IdleCycles 138476212 # Number of cycles rename is idle
+system.cpu.rename.RENAME:LSQFullEvents 7076079 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 2 # Number of times rename has blocked due to ROB full
-system.cpu.rename.RENAME:RenameLookups 683176131 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 518444566 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 335488186 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 94400681 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 15181213 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 11169785 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 75955845 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:serializeStallCycles 367135 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 37569 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 24308277 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 261 # count of temporary serializing insts renamed
-system.cpu.timesIdled 3095 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.rename.RENAME:RenameLookups 688559814 # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts 522801702 # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands 337940166 # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles 96677987 # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles 15751437 # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles 10596756 # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps 78407825 # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles 367264 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts 37559 # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts 23060243 # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts 258 # count of temporary serializing insts renamed
+system.cpu.timesIdled 3093 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/config.ini
index 07bd8a6ec..a541de94f 100644
--- a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/config.ini
@@ -57,7 +57,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/proj/aatl_perfmod_arch/m5_binaries/cpu2000/binaries/alpha/tru64/eon
+executable=/chips/pd/randd/dist/cpu2000/binaries/alpha/tru64/eon
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr
index f7b481bbe..f259e0f2b 100755
--- a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simerr
@@ -46,3 +46,6 @@ Writing to chair.cook.ppm
12 8 14
13 8 14
14 8 14
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
+For more information see: http://www.m5sim.org/warn/5c5b547f
+hack: be nice to actually delete the event here
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simout b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simout
index 799b8b93c..602c1e755 100755
--- a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/simout
@@ -1,3 +1,5 @@
+Redirecting stdout to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-atomic/simout
+Redirecting stderr to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-atomic/simerr
M5 Simulator System
Copyright (c) 2001-2008
@@ -5,10 +7,10 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 24 2010 23:12:40
-M5 revision 1a33ca29ec29 6980 default share-aware-test-update.patch tip qtip
-M5 started Feb 25 2010 02:33:35
-M5 executing on SC2B0619
+M5 compiled Nov 2 2010 21:30:55
+M5 revision 0af3760102ec+ 7713+ default qtip ext/alpha_prefetch.patch tip
+M5 started Nov 2 2010 21:31:02
+M5 executing on aus-bc2-b15
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@@ -16,3 +18,4 @@ info: Increasing stack size by one page.
Eon, Version 1.1
info: Increasing stack size by one page.
OO-style eon Time= 0.183333
+Exiting @ tick 199332411500 because target called exit()
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
index 79a1d3a15..aa6437370 100644
--- a/tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1825585 # Simulator instruction rate (inst/s)
-host_mem_usage 190564 # Number of bytes of host memory used
-host_seconds 218.38 # Real time elapsed on the host
-host_tick_rate 912792158 # Simulator tick rate (ticks/s)
+host_inst_rate 4732897 # Simulator instruction rate (inst/s)
+host_mem_usage 238480 # Number of bytes of host memory used
+host_seconds 84.23 # Real time elapsed on the host
+host_tick_rate 2366444186 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 398664595 # Number of instructions simulated
sim_seconds 0.199332 # Number of seconds simulated
@@ -44,7 +44,7 @@ system.cpu.itb.write_misses 0 # DT
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 398664824 # number of cpu cycles simulated
system.cpu.num_insts 398664595 # Number of instructions executed
-system.cpu.num_refs 174183453 # Number of memory references
+system.cpu.num_refs 168275274 # Number of memory references
system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-timing/config.ini b/tests/long/30.eon/ref/alpha/tru64/simple-timing/config.ini
index 73f05f718..dee4088d8 100644
--- a/tests/long/30.eon/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-timing/config.ini
@@ -152,12 +152,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/simple-timing
+cwd=build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing
egid=100
env=
errout=cerr
euid=100
-executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/eon
+executable=/chips/pd/randd/dist/cpu2000/binaries/alpha/tru64/eon
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-timing/simout b/tests/long/30.eon/ref/alpha/tru64/simple-timing/simout
index 13f02bc2e..3f5e4009e 100755
--- a/tests/long/30.eon/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-timing/simout
@@ -1,3 +1,5 @@
+Redirecting stdout to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing/simout
+Redirecting stderr to build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing/simerr
M5 Simulator System
Copyright (c) 2001-2008
@@ -5,11 +7,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Sep 20 2010 15:04:49
-M5 revision 0c4a7d867247 7686 default qtip print-identical tip
-M5 started Sep 20 2010 15:42:55
-M5 executing on phenom
-command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/simple-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/simple-timing
+M5 compiled Nov 2 2010 21:30:55
+M5 revision 0af3760102ec+ 7713+ default qtip ext/alpha_prefetch.patch tip
+M5 started Nov 2 2010 21:41:16
+M5 executing on aus-bc2-b15
+command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
index 137741cba..70d7495a6 100644
--- a/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/30.eon/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1240949 # Simulator instruction rate (inst/s)
-host_mem_usage 199424 # Number of bytes of host memory used
-host_seconds 321.26 # Real time elapsed on the host
-host_tick_rate 1766004728 # Simulator tick rate (ticks/s)
+host_inst_rate 2252516 # Simulator instruction rate (inst/s)
+host_mem_usage 246196 # Number of bytes of host memory used
+host_seconds 176.99 # Real time elapsed on the host
+host_tick_rate 3205571054 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 398664609 # Number of instructions simulated
sim_seconds 0.567343 # Number of seconds simulated
@@ -233,7 +233,7 @@ system.cpu.l2cache.writebacks 0 # nu
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 1134686340 # number of cpu cycles simulated
system.cpu.num_insts 398664609 # Number of instructions executed
-system.cpu.num_refs 174183455 # Number of memory references
+system.cpu.num_refs 168275276 # Number of memory references
system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
---------- End Simulation Statistics ----------