summaryrefslogtreecommitdiff
path: root/tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt26
1 files changed, 21 insertions, 5 deletions
diff --git a/tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt
index 595ab3b43..b20318b2f 100644
--- a/tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 607999 # Simulator instruction rate (inst/s)
-host_mem_usage 269484 # Number of bytes of host memory used
-host_seconds 161.18 # Real time elapsed on the host
-host_tick_rate 825650483 # Simulator tick rate (ticks/s)
+host_inst_rate 430473 # Simulator instruction rate (inst/s)
+host_mem_usage 244816 # Number of bytes of host memory used
+host_seconds 227.65 # Real time elapsed on the host
+host_tick_rate 584574230 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 97997303 # Number of instructions simulated
sim_seconds 0.133079 # Number of seconds simulated
@@ -242,8 +242,24 @@ system.cpu.l2cache.warmup_cycle 0 # Cy
system.cpu.l2cache.writebacks 88450 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 266157390 # number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.num_busy_cycles 266157390 # Number of busy cycles
+system.cpu.num_conditional_control_insts 0 # number of instructions that are conditional controls
+system.cpu.num_fp_alu_accesses 56 # Number of float alu accesses
+system.cpu.num_fp_insts 56 # number of float instructions
+system.cpu.num_fp_register_reads 36 # number of times the floating registers were read
+system.cpu.num_fp_register_writes 20 # number of times the floating registers were written
+system.cpu.num_func_calls 0 # number of times a function call or return occured
+system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_insts 97997303 # Number of instructions executed
-system.cpu.num_refs 47871034 # Number of memory references
+system.cpu.num_int_alu_accesses 89710267 # Number of integer alu accesses
+system.cpu.num_int_insts 89710267 # number of integer instructions
+system.cpu.num_int_register_reads 285424208 # number of times the integer registers were read
+system.cpu.num_int_register_writes 73333595 # number of times the integer registers were written
+system.cpu.num_load_insts 27315295 # Number of load instructions
+system.cpu.num_mem_refs 47871034 # number of memory refs
+system.cpu.num_store_insts 20555739 # Number of store instructions
system.cpu.workload.PROG:num_syscalls 1946 # Number of system calls
---------- End Simulation Statistics ----------