diff options
Diffstat (limited to 'tests/long/50.vortex/ref')
10 files changed, 421 insertions, 415 deletions
diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini index 74bf81749..fcea1b656 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini @@ -354,6 +354,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side @@ -383,6 +384,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.physmem.port[0] system.cpu.l2cache.mem_side diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt index 8d53ad02b..3829dd799 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt @@ -1,40 +1,40 @@ ---------- Begin Simulation Statistics ---------- global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -global.BPredUnit.BTBHits 8038204 # Number of BTB hits -global.BPredUnit.BTBLookups 14256935 # Number of BTB lookups -global.BPredUnit.RASInCorrect 35926 # Number of incorrect RAS predictions. -global.BPredUnit.condIncorrect 456185 # Number of conditional branches incorrect -global.BPredUnit.condPredicted 10553314 # Number of conditional branches predicted -global.BPredUnit.lookups 16248074 # Number of BP lookups -global.BPredUnit.usedRAS 1941559 # Number of times the RAS was used to get a target. -host_inst_rate 107979 # Simulator instruction rate (inst/s) -host_mem_usage 171824 # Number of bytes of host memory used -host_seconds 737.10 # Real time elapsed on the host -host_tick_rate 33795098 # Simulator tick rate (ticks/s) -memdepunit.memDep.conflictingLoads 12328057 # Number of conflicting loads. -memdepunit.memDep.conflictingStores 11324911 # Number of conflicting stores. -memdepunit.memDep.insertedLoads 22967030 # Number of loads inserted to the mem dependence unit. -memdepunit.memDep.insertedStores 16293172 # Number of stores inserted to the mem dependence unit. +global.BPredUnit.BTBHits 8028209 # Number of BTB hits +global.BPredUnit.BTBLookups 14249713 # Number of BTB lookups +global.BPredUnit.RASInCorrect 35529 # Number of incorrect RAS predictions. +global.BPredUnit.condIncorrect 455745 # Number of conditional branches incorrect +global.BPredUnit.condPredicted 10549276 # Number of conditional branches predicted +global.BPredUnit.lookups 16239906 # Number of BP lookups +global.BPredUnit.usedRAS 1939086 # Number of times the RAS was used to get a target. +host_inst_rate 101925 # Simulator instruction rate (inst/s) +host_mem_usage 220292 # Number of bytes of host memory used +host_seconds 780.89 # Real time elapsed on the host +host_tick_rate 32150232 # Simulator tick rate (ticks/s) +memdepunit.memDep.conflictingLoads 12312682 # Number of conflicting loads. +memdepunit.memDep.conflictingStores 10887004 # Number of conflicting stores. +memdepunit.memDep.insertedLoads 22965315 # Number of loads inserted to the mem dependence unit. +memdepunit.memDep.insertedStores 16290741 # Number of stores inserted to the mem dependence unit. sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 79591756 # Number of instructions simulated -sim_seconds 0.024910 # Number of seconds simulated -sim_ticks 24910446000 # Number of ticks simulated +sim_seconds 0.025106 # Number of seconds simulated +sim_ticks 25105678500 # Number of ticks simulated system.cpu.commit.COM:branches 13754477 # Number of branches committed -system.cpu.commit.COM:bw_lim_events 3431451 # number cycles where commit BW limit reached +system.cpu.commit.COM:bw_lim_events 3423734 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle.samples 48556236 +system.cpu.commit.COM:committed_per_cycle.samples 48941983 system.cpu.commit.COM:committed_per_cycle.min_value 0 - 0 19632028 4043.15% - 1 11130407 2292.27% - 2 5090838 1048.44% - 3 3451952 710.92% - 4 2493473 513.52% - 5 1522245 313.50% - 6 990886 204.07% - 7 812956 167.43% - 8 3431451 706.70% + 0 20096984 4106.29% + 1 10996856 2246.92% + 2 5104227 1042.91% + 3 3459002 706.76% + 4 2556441 522.34% + 5 1507300 307.98% + 6 975853 199.39% + 7 821586 167.87% + 8 3423734 699.55% system.cpu.commit.COM:committed_per_cycle.max_value 8 system.cpu.commit.COM:committed_per_cycle.end_dist @@ -43,72 +43,72 @@ system.cpu.commit.COM:loads 20379399 # Nu system.cpu.commit.COM:membars 0 # Number of memory barriers committed system.cpu.commit.COM:refs 35224018 # Number of memory references committed system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.branchMispredicts 360457 # The number of times a branch was mispredicted +system.cpu.commit.branchMispredicts 360068 # The number of times a branch was mispredicted system.cpu.commit.commitCommittedInsts 88340672 # The number of committed instructions system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.commitSquashedInsts 8047613 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 8053439 # The number of squashed insts skipped by commit system.cpu.committedInsts 79591756 # Number of Instructions Simulated system.cpu.committedInsts_total 79591756 # Number of Instructions Simulated -system.cpu.cpi 0.625955 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.625955 # CPI: Total CPI of All Threads +system.cpu.cpi 0.630861 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.630861 # CPI: Total CPI of All Threads system.cpu.dcache.LoadLockedReq_accesses 44 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_hits 44 # number of LoadLockedReq hits -system.cpu.dcache.ReadReq_accesses 20358815 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 14848.430668 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 3932.171708 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 20297292 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 913520000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.003022 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 61523 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits 82415 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency 241919000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.003022 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses 61523 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_accesses 13806620 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 30619.646254 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 5319.309194 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 13656795 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 4587588500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.010852 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 149825 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits 806757 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency 796965500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.010852 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 149825 # number of WriteReq MSHR misses +system.cpu.dcache.ReadReq_accesses 20369036 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency 19244.510005 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 4564.311373 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 20307515 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 1183941500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.003020 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 61521 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 83859 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 280801000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate 0.003020 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_misses 61521 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_accesses 13753160 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_avg_miss_latency 50456.177120 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 7344.479005 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 13603341 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 7559294000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.010893 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 149819 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 860217 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 1100342500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.010893 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 149819 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 165.649492 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 165.441832 # Average number of references to valid blocks. system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 34165435 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 26028.675455 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 4915.516116 # average overall mshr miss latency -system.cpu.dcache.demand_hits 33954087 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 5501108500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.006186 # miss rate for demand accesses -system.cpu.dcache.demand_misses 211348 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 889172 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 1038884500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.006186 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 211348 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_accesses 34122196 # number of demand (read+write) accesses +system.cpu.dcache.demand_avg_miss_latency 41370.471752 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 6535.173181 # average overall mshr miss latency +system.cpu.dcache.demand_hits 33910856 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 8743235500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.006194 # miss rate for demand accesses +system.cpu.dcache.demand_misses 211340 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 944076 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 1381143500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.006194 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 211340 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses 34165435 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 26028.675455 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 4915.516116 # average overall mshr miss latency +system.cpu.dcache.overall_accesses 34122196 # number of overall (read+write) accesses +system.cpu.dcache.overall_avg_miss_latency 41370.471752 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 6535.173181 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 33954087 # number of overall hits -system.cpu.dcache.overall_miss_latency 5501108500 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.006186 # miss rate for overall accesses -system.cpu.dcache.overall_misses 211348 # number of overall misses -system.cpu.dcache.overall_mshr_hits 889172 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 1038884500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.006186 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 211348 # number of overall MSHR misses +system.cpu.dcache.overall_hits 33910856 # number of overall hits +system.cpu.dcache.overall_miss_latency 8743235500 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.006194 # miss rate for overall accesses +system.cpu.dcache.overall_misses 211340 # number of overall misses +system.cpu.dcache.overall_mshr_hits 944076 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 1381143500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.006194 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 211340 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -120,104 +120,104 @@ system.cpu.dcache.prefetcher.num_hwpf_issued 0 system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.dcache.replacements 200918 # number of replacements -system.cpu.dcache.sampled_refs 205014 # Sample count of references to valid blocks. +system.cpu.dcache.replacements 200914 # number of replacements +system.cpu.dcache.sampled_refs 205010 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4080.935098 # Cycle average of tags in use -system.cpu.dcache.total_refs 33960465 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 120644000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 147759 # number of writebacks -system.cpu.decode.DECODE:BlockedCycles 965138 # Number of cycles decode is blocked -system.cpu.decode.DECODE:BranchMispred 96643 # Number of times decode detected a branch misprediction -system.cpu.decode.DECODE:BranchResolved 3649464 # Number of times decode resolved a branch -system.cpu.decode.DECODE:DecodedInsts 101643368 # Number of instructions handled by decode -system.cpu.decode.DECODE:IdleCycles 27939518 # Number of cycles decode is idle -system.cpu.decode.DECODE:RunCycles 19626008 # Number of cycles decode is running -system.cpu.decode.DECODE:SquashCycles 1262570 # Number of cycles decode is squashing -system.cpu.decode.DECODE:SquashedInsts 284543 # Number of squashed instructions handled by decode -system.cpu.decode.DECODE:UnblockCycles 25573 # Number of cycles decode is unblocking -system.cpu.dtb.accesses 36605590 # DTB accesses -system.cpu.dtb.acv 38 # DTB access violations -system.cpu.dtb.hits 36432080 # DTB hits -system.cpu.dtb.misses 173510 # DTB misses -system.cpu.dtb.read_accesses 21546917 # DTB read accesses -system.cpu.dtb.read_acv 36 # DTB read access violations -system.cpu.dtb.read_hits 21390081 # DTB read hits -system.cpu.dtb.read_misses 156836 # DTB read misses -system.cpu.dtb.write_accesses 15058673 # DTB write accesses +system.cpu.dcache.tagsinuse 4080.749840 # Cycle average of tags in use +system.cpu.dcache.total_refs 33917230 # Total number of references to valid blocks. +system.cpu.dcache.warmup_cycle 125269000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 147756 # number of writebacks +system.cpu.decode.DECODE:BlockedCycles 1159763 # Number of cycles decode is blocked +system.cpu.decode.DECODE:BranchMispred 96488 # Number of times decode detected a branch misprediction +system.cpu.decode.DECODE:BranchResolved 3648673 # Number of times decode resolved a branch +system.cpu.decode.DECODE:DecodedInsts 101620182 # Number of instructions handled by decode +system.cpu.decode.DECODE:IdleCycles 28148001 # Number of cycles decode is idle +system.cpu.decode.DECODE:RunCycles 19589576 # Number of cycles decode is running +system.cpu.decode.DECODE:SquashCycles 1262270 # Number of cycles decode is squashing +system.cpu.decode.DECODE:SquashedInsts 284391 # Number of squashed instructions handled by decode +system.cpu.decode.DECODE:UnblockCycles 44644 # Number of cycles decode is unblocking +system.cpu.dtb.accesses 36627367 # DTB accesses +system.cpu.dtb.acv 39 # DTB access violations +system.cpu.dtb.hits 36456086 # DTB hits +system.cpu.dtb.misses 171281 # DTB misses +system.cpu.dtb.read_accesses 21562223 # DTB read accesses +system.cpu.dtb.read_acv 37 # DTB read access violations +system.cpu.dtb.read_hits 21405571 # DTB read hits +system.cpu.dtb.read_misses 156652 # DTB read misses +system.cpu.dtb.write_accesses 15065144 # DTB write accesses system.cpu.dtb.write_acv 2 # DTB write access violations -system.cpu.dtb.write_hits 15041999 # DTB write hits -system.cpu.dtb.write_misses 16674 # DTB write misses -system.cpu.fetch.Branches 16248074 # Number of branches that fetch encountered -system.cpu.fetch.CacheLines 13374991 # Number of cache lines fetched -system.cpu.fetch.Cycles 33229665 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.IcacheSquashes 154532 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.Insts 103238390 # Number of instructions fetch has processed -system.cpu.fetch.SquashCycles 573003 # Number of cycles fetch has spent squashing -system.cpu.fetch.branchRate 0.326130 # Number of branch fetches per cycle -system.cpu.fetch.icacheStallCycles 13374991 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.predictedBranches 9979763 # Number of branches that fetch has predicted taken -system.cpu.fetch.rate 2.072191 # Number of inst fetches per cycle +system.cpu.dtb.write_hits 15050515 # DTB write hits +system.cpu.dtb.write_misses 14629 # DTB write misses +system.cpu.fetch.Branches 16239906 # Number of branches that fetch encountered +system.cpu.fetch.CacheLines 13373612 # Number of cache lines fetched +system.cpu.fetch.Cycles 33209884 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.IcacheSquashes 156374 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.Insts 103204931 # Number of instructions fetch has processed +system.cpu.fetch.SquashCycles 573221 # Number of cycles fetch has spent squashing +system.cpu.fetch.branchRate 0.323431 # Number of branch fetches per cycle +system.cpu.fetch.icacheStallCycles 13373612 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.predictedBranches 9967295 # Number of branches that fetch has predicted taken +system.cpu.fetch.rate 2.055410 # Number of inst fetches per cycle system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist.samples 49818807 +system.cpu.fetch.rateDist.samples 50204254 system.cpu.fetch.rateDist.min_value 0 - 0 29989736 6019.76% - 1 1895135 380.41% - 2 1526458 306.40% - 3 1823774 366.08% - 4 3936760 790.22% - 5 1866062 374.57% - 6 698148 140.14% - 7 1109093 222.63% - 8 6973641 1399.80% + 0 30393344 6053.94% + 1 1855009 369.49% + 2 1535971 305.94% + 3 1792342 357.01% + 4 4000264 796.80% + 5 1878750 374.22% + 6 697475 138.93% + 7 1087494 216.61% + 8 6963605 1387.05% system.cpu.fetch.rateDist.max_value 8 system.cpu.fetch.rateDist.end_dist -system.cpu.icache.ReadReq_accesses 13374115 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 4650.026870 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 2608.921937 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 13288517 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 398033000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate 0.006400 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 85598 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 876 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 223318500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.006400 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 85598 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 13372459 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 5833.169458 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 2760.964989 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 13287028 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 498333500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate 0.006389 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 85431 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 1153 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 235872000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate 0.006389 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 85431 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.icache.avg_refs 155.243312 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 155.531172 # Average number of references to valid blocks. system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 13374115 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 4650.026870 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 2608.921937 # average overall mshr miss latency -system.cpu.icache.demand_hits 13288517 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 398033000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate 0.006400 # miss rate for demand accesses -system.cpu.icache.demand_misses 85598 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 876 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 223318500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate 0.006400 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 85598 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_accesses 13372459 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 5833.169458 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 2760.964989 # average overall mshr miss latency +system.cpu.icache.demand_hits 13287028 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 498333500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_rate 0.006389 # miss rate for demand accesses +system.cpu.icache.demand_misses 85431 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 1153 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 235872000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_rate 0.006389 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_misses 85431 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses 13374115 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 4650.026870 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 2608.921937 # average overall mshr miss latency +system.cpu.icache.overall_accesses 13372459 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 5833.169458 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 2760.964989 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 13288517 # number of overall hits -system.cpu.icache.overall_miss_latency 398033000 # number of overall miss cycles -system.cpu.icache.overall_miss_rate 0.006400 # miss rate for overall accesses -system.cpu.icache.overall_misses 85598 # number of overall misses -system.cpu.icache.overall_mshr_hits 876 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 223318500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate 0.006400 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 85598 # number of overall MSHR misses +system.cpu.icache.overall_hits 13287028 # number of overall hits +system.cpu.icache.overall_miss_latency 498333500 # number of overall miss cycles +system.cpu.icache.overall_miss_rate 0.006389 # miss rate for overall accesses +system.cpu.icache.overall_misses 85431 # number of overall misses +system.cpu.icache.overall_mshr_hits 1153 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 235872000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_rate 0.006389 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_misses 85431 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -229,80 +229,80 @@ system.cpu.icache.prefetcher.num_hwpf_issued 0 system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.icache.replacements 83550 # number of replacements -system.cpu.icache.sampled_refs 85598 # Sample count of references to valid blocks. +system.cpu.icache.replacements 83382 # number of replacements +system.cpu.icache.sampled_refs 85430 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 1922.621732 # Cycle average of tags in use -system.cpu.icache.total_refs 13288517 # Total number of references to valid blocks. -system.cpu.icache.warmup_cycle 21667252000 # Cycle when the warmup percentage was hit. +system.cpu.icache.tagsinuse 1922.332648 # Cycle average of tags in use +system.cpu.icache.total_refs 13287028 # Total number of references to valid blocks. +system.cpu.icache.warmup_cycle 21794210000 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 2086 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.iew.EXEC:branches 14743916 # Number of branches executed -system.cpu.iew.EXEC:nop 9378551 # number of nop insts executed -system.cpu.iew.EXEC:rate 1.702006 # Inst execution rate -system.cpu.iew.EXEC:refs 36947583 # number of memory reference insts executed -system.cpu.iew.EXEC:stores 15291466 # Number of stores executed +system.cpu.idleCycles 7104 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.iew.EXEC:branches 14739955 # Number of branches executed +system.cpu.iew.EXEC:nop 9377104 # number of nop insts executed +system.cpu.iew.EXEC:rate 1.689247 # Inst execution rate +system.cpu.iew.EXEC:refs 36969517 # number of memory reference insts executed +system.cpu.iew.EXEC:stores 15298022 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed -system.cpu.iew.WB:consumers 42399540 # num instructions consuming a value -system.cpu.iew.WB:count 84317145 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 0.765160 # average fanout of values written-back +system.cpu.iew.WB:consumers 42338801 # num instructions consuming a value +system.cpu.iew.WB:count 84336475 # cumulative count of insts written-back +system.cpu.iew.WB:fanout 0.765870 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.iew.WB:producers 32442413 # num instructions producing a value -system.cpu.iew.WB:rate 1.692405 # insts written-back per cycle -system.cpu.iew.WB:sent 84551587 # cumulative count of insts sent to commit -system.cpu.iew.branchMispredicts 401023 # Number of branch mispredicts detected at execute -system.cpu.iew.iewBlockCycles 18086 # Number of cycles IEW is blocking -system.cpu.iew.iewDispLoadInsts 22967030 # Number of dispatched load instructions -system.cpu.iew.iewDispNonSpecInsts 4976 # Number of dispatched non-speculative instructions -system.cpu.iew.iewDispSquashedInsts 358113 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispStoreInsts 16293172 # Number of dispatched store instructions -system.cpu.iew.iewDispatchedInsts 98809667 # Number of instructions dispatched to IQ -system.cpu.iew.iewExecLoadInsts 21656117 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 536500 # Number of squashed instructions skipped in execute -system.cpu.iew.iewExecutedInsts 84795443 # Number of executed instructions -system.cpu.iew.iewIQFullEvents 1943 # Number of times the IQ has become full, causing a stall +system.cpu.iew.WB:producers 32426009 # num instructions producing a value +system.cpu.iew.WB:rate 1.679629 # insts written-back per cycle +system.cpu.iew.WB:sent 84568976 # cumulative count of insts sent to commit +system.cpu.iew.branchMispredicts 400439 # Number of branch mispredicts detected at execute +system.cpu.iew.iewBlockCycles 20274 # Number of cycles IEW is blocking +system.cpu.iew.iewDispLoadInsts 22965315 # Number of dispatched load instructions +system.cpu.iew.iewDispNonSpecInsts 4986 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispSquashedInsts 357828 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispStoreInsts 16290741 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 98799135 # Number of instructions dispatched to IQ +system.cpu.iew.iewExecLoadInsts 21671495 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 539331 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 84819374 # Number of executed instructions +system.cpu.iew.iewIQFullEvents 2040 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewLSQFullEvents 166 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.iewSquashCycles 1262570 # Number of cycles IEW is squashing -system.cpu.iew.iewUnblockCycles 2513 # Number of cycles IEW is unblocking +system.cpu.iew.iewLSQFullEvents 162 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 1262270 # Number of cycles IEW is squashing +system.cpu.iew.iewUnblockCycles 2540 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.0.forwLoads 947497 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.0.ignoredResponses 960 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.0.cacheBlocked 11 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread.0.forwLoads 951318 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.0.ignoredResponses 993 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.0.memOrderViolation 18554 # Number of memory ordering violations -system.cpu.iew.lsq.thread.0.rescheduledLoads 1310 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.0.squashedLoads 2587631 # Number of loads squashed -system.cpu.iew.lsq.thread.0.squashedStores 1448553 # Number of stores squashed -system.cpu.iew.memOrderViolationEvents 18554 # Number of memory order violations -system.cpu.iew.predictedNotTakenIncorrect 108095 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.predictedTakenIncorrect 292928 # Number of branches that were predicted taken incorrectly -system.cpu.ipc 1.597558 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.597558 # IPC: Total IPC of All Threads -system.cpu.iq.ISSUE:FU_type_0 85331943 # Type of FU issued +system.cpu.iew.lsq.thread.0.memOrderViolation 20550 # Number of memory ordering violations +system.cpu.iew.lsq.thread.0.rescheduledLoads 1303 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread.0.squashedLoads 2585916 # Number of loads squashed +system.cpu.iew.lsq.thread.0.squashedStores 1446122 # Number of stores squashed +system.cpu.iew.memOrderViolationEvents 20550 # Number of memory order violations +system.cpu.iew.predictedNotTakenIncorrect 108250 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 292189 # Number of branches that were predicted taken incorrectly +system.cpu.ipc 1.585135 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.585135 # IPC: Total IPC of All Threads +system.cpu.iq.ISSUE:FU_type_0 85358705 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist No_OpClass 0 0.00% # Type of FU issued - IntAlu 47873863 56.10% # Type of FU issued - IntMult 42967 0.05% # Type of FU issued + IntAlu 47875288 56.09% # Type of FU issued + IntMult 42930 0.05% # Type of FU issued IntDiv 0 0.00% # Type of FU issued - FloatAdd 121266 0.14% # Type of FU issued - FloatCmp 86 0.00% # Type of FU issued - FloatCvt 121911 0.14% # Type of FU issued + FloatAdd 121387 0.14% # Type of FU issued + FloatCmp 87 0.00% # Type of FU issued + FloatCvt 121941 0.14% # Type of FU issued FloatMult 50 0.00% # Type of FU issued - FloatDiv 38525 0.05% # Type of FU issued + FloatDiv 38534 0.05% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 21762707 25.50% # Type of FU issued - MemWrite 15370568 18.01% # Type of FU issued + MemRead 21778158 25.51% # Type of FU issued + MemWrite 15380330 18.02% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.end_dist -system.cpu.iq.ISSUE:fu_busy_cnt 973739 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_rate 0.011411 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_cnt 989684 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_rate 0.011594 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full.start_dist No_OpClass 0 0.00% # attempts to use FU when none available - IntAlu 95466 9.80% # attempts to use FU when none available + IntAlu 96046 9.70% # attempts to use FU when none available IntMult 0 0.00% # attempts to use FU when none available IntDiv 0 0.00% # attempts to use FU when none available FloatAdd 0 0.00% # attempts to use FU when none available @@ -311,102 +311,102 @@ system.cpu.iq.ISSUE:fu_full.start_dist FloatMult 0 0.00% # attempts to use FU when none available FloatDiv 0 0.00% # attempts to use FU when none available FloatSqrt 0 0.00% # attempts to use FU when none available - MemRead 447999 46.01% # attempts to use FU when none available - MemWrite 430274 44.19% # attempts to use FU when none available + MemRead 442273 44.69% # attempts to use FU when none available + MemWrite 451365 45.61% # attempts to use FU when none available IprAccess 0 0.00% # attempts to use FU when none available InstPrefetch 0 0.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full.end_dist system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle.samples 49818807 +system.cpu.iq.ISSUE:issued_per_cycle.samples 50204254 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0 - 0 14814928 2973.76% - 1 13524369 2714.71% - 2 8025078 1610.85% - 3 4803693 964.23% - 4 4680291 939.46% - 5 2123644 426.27% - 6 1156346 232.11% - 7 454785 91.29% - 8 235673 47.31% + 0 15297066 3046.97% + 1 13336776 2656.50% + 2 8168141 1626.98% + 3 4718425 939.85% + 4 4728752 941.90% + 5 2063960 411.11% + 6 1191217 237.27% + 7 451074 89.85% + 8 248843 49.57% system.cpu.iq.ISSUE:issued_per_cycle.max_value 8 system.cpu.iq.ISSUE:issued_per_cycle.end_dist -system.cpu.iq.ISSUE:rate 1.712774 # Inst issue rate -system.cpu.iq.iqInstsAdded 89426140 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqInstsIssued 85331943 # Number of instructions issued -system.cpu.iq.iqNonSpecInstsAdded 4976 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqSquashedInstsExamined 9626821 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedInstsIssued 45871 # Number of squashed instructions issued -system.cpu.iq.iqSquashedNonSpecRemoved 393 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 6618385 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.itb.accesses 13400594 # ITB accesses +system.cpu.iq.ISSUE:rate 1.699988 # Inst issue rate +system.cpu.iq.iqInstsAdded 89417045 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsIssued 85358705 # Number of instructions issued +system.cpu.iq.iqNonSpecInstsAdded 4986 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqSquashedInstsExamined 9619776 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedInstsIssued 47402 # Number of squashed instructions issued +system.cpu.iq.iqSquashedNonSpecRemoved 403 # Number of squashed non-spec instructions that were removed +system.cpu.iq.iqSquashedOperandsExamined 6577473 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.itb.accesses 13398974 # ITB accesses system.cpu.itb.acv 0 # ITB acv -system.cpu.itb.hits 13374991 # ITB hits -system.cpu.itb.misses 25603 # ITB misses -system.cpu.l2cache.ReadExReq_accesses 143491 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 4105.274895 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2105.274895 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 589070000 # number of ReadExReq miss cycles +system.cpu.itb.hits 13373612 # ITB hits +system.cpu.itb.misses 25362 # ITB misses +system.cpu.l2cache.ReadExReq_accesses 143489 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_avg_miss_latency 5477.120197 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2477.120197 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 785906500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses 143491 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 302088000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_misses 143489 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 355439500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses 143491 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 147121 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 4130.611741 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2130.611741 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 102527 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 184200500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.303111 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 44594 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 95012500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.303111 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 44594 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_accesses 6346 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency 4217.538607 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2242.593760 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 26764500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_mshr_misses 143489 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_accesses 146952 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 5163.421419 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2163.421419 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_hits 102374 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 230175000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.303351 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 44578 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 96441000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.303351 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 44578 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_accesses 6345 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_avg_miss_latency 5226.319937 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2257.919622 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_miss_latency 33161000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses 6346 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 14231500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_misses 6345 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 14326500 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses 6346 # number of UpgradeReq MSHR misses -system.cpu.l2cache.Writeback_accesses 147759 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 147759 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_mshr_misses 6345 # number of UpgradeReq MSHR misses +system.cpu.l2cache.Writeback_accesses 147756 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 147756 # number of Writeback hits system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0.676534 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.675694 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 290612 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 4111.282133 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 2111.282133 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 102527 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 773270500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.647203 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 188085 # number of demand (read+write) misses +system.cpu.l2cache.demand_accesses 290441 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 5402.763377 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 2402.763377 # average overall mshr miss latency +system.cpu.l2cache.demand_hits 102374 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 1016081500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.647522 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 188067 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 397100500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.647203 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 188085 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 451880500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.647522 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 188067 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses 290612 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 4111.282133 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 2111.282133 # average overall mshr miss latency +system.cpu.l2cache.overall_accesses 290441 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 5402.763377 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 2402.763377 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 102527 # number of overall hits -system.cpu.l2cache.overall_miss_latency 773270500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.647203 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 188085 # number of overall misses +system.cpu.l2cache.overall_hits 102374 # number of overall hits +system.cpu.l2cache.overall_miss_latency 1016081500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.647522 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 188067 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 397100500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.647203 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 188085 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 451880500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.647522 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 188067 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -418,31 +418,31 @@ system.cpu.l2cache.prefetcher.num_hwpf_issued 0 system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.l2cache.replacements 148798 # number of replacements -system.cpu.l2cache.sampled_refs 174015 # Sample count of references to valid blocks. +system.cpu.l2cache.replacements 148782 # number of replacements +system.cpu.l2cache.sampled_refs 173999 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 18438.001925 # Cycle average of tags in use -system.cpu.l2cache.total_refs 117727 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 18435.407852 # Cycle average of tags in use +system.cpu.l2cache.total_refs 117570 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks 120645 # number of writebacks -system.cpu.numCycles 49820893 # number of cpu cycles simulated -system.cpu.rename.RENAME:BlockCycles 263970 # Number of cycles rename is blocking +system.cpu.l2cache.writebacks 120646 # number of writebacks +system.cpu.numCycles 50211358 # number of cpu cycles simulated +system.cpu.rename.RENAME:BlockCycles 378329 # Number of cycles rename is blocking system.cpu.rename.RENAME:CommittedMaps 52546881 # Number of HB maps that are committed -system.cpu.rename.RENAME:IQFullEvents 36282 # Number of times rename has blocked due to IQ full -system.cpu.rename.RENAME:IdleCycles 28255906 # Number of cycles rename is idle -system.cpu.rename.RENAME:LSQFullEvents 551452 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RENAME:RenameLookups 121470810 # Number of register rename lookups that rename has made -system.cpu.rename.RENAME:RenamedInsts 100830627 # Number of instructions processed by rename -system.cpu.rename.RENAME:RenamedOperands 60670426 # Number of destination operands rename has renamed -system.cpu.rename.RENAME:RunCycles 19329077 # Number of cycles rename is running -system.cpu.rename.RENAME:SquashCycles 1262570 # Number of cycles rename is squashing -system.cpu.rename.RENAME:UnblockCycles 631100 # Number of cycles rename is unblocking -system.cpu.rename.RENAME:UndoneMaps 8123545 # Number of HB maps that are undone due to squashing -system.cpu.rename.RENAME:serializeStallCycles 76184 # count of cycles rename stalled for serializing inst -system.cpu.rename.RENAME:serializingInsts 5248 # count of serializing insts renamed -system.cpu.rename.RENAME:skidInsts 1415098 # count of insts added to the skid buffer -system.cpu.rename.RENAME:tempSerializingInsts 5246 # count of temporary serializing insts renamed -system.cpu.timesIdled 786 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.rename.RENAME:IQFullEvents 33543 # Number of times rename has blocked due to IQ full +system.cpu.rename.RENAME:IdleCycles 28456807 # Number of cycles rename is idle +system.cpu.rename.RENAME:LSQFullEvents 636231 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RENAME:RenameLookups 121456625 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenamedInsts 100818725 # Number of instructions processed by rename +system.cpu.rename.RENAME:RenamedOperands 60666627 # Number of destination operands rename has renamed +system.cpu.rename.RENAME:RunCycles 19319540 # Number of cycles rename is running +system.cpu.rename.RENAME:SquashCycles 1262270 # Number of cycles rename is squashing +system.cpu.rename.RENAME:UnblockCycles 711864 # Number of cycles rename is unblocking +system.cpu.rename.RENAME:UndoneMaps 8119746 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:serializeStallCycles 75444 # count of cycles rename stalled for serializing inst +system.cpu.rename.RENAME:serializingInsts 5250 # count of serializing insts renamed +system.cpu.rename.RENAME:skidInsts 1518293 # count of insts added to the skid buffer +system.cpu.rename.RENAME:tempSerializingInsts 5248 # count of temporary serializing insts renamed +system.cpu.timesIdled 2224 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 4583 # Number of system calls ---------- End Simulation Statistics ---------- diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stderr b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stderr index 5992f7131..8053728f7 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stderr +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stderr @@ -1,3 +1,3 @@ -0: system.remote_gdb.listener: listening for remote gdb on port 7000 +0: system.remote_gdb.listener: listening for remote gdb on port 7001 warn: Entering event queue @ 0. Starting simulation... warn: Increasing stack size by one page. diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini index 0e853bbc7..2aab198c9 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini @@ -152,6 +152,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side @@ -181,6 +182,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.physmem.port[0] system.cpu.l2cache.mem_side diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt index 5c61eb239..068d99b92 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt @@ -1,31 +1,31 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 826490 # Simulator instruction rate (inst/s) -host_mem_usage 170652 # Number of bytes of host memory used -host_seconds 106.89 # Real time elapsed on the host -host_tick_rate 1207717238 # Simulator tick rate (ticks/s) +host_inst_rate 866615 # Simulator instruction rate (inst/s) +host_mem_usage 218536 # Number of bytes of host memory used +host_seconds 101.94 # Real time elapsed on the host +host_tick_rate 1271060462 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 88340673 # Number of instructions simulated -sim_seconds 0.129089 # Number of seconds simulated -sim_ticks 129089084000 # Number of ticks simulated +sim_seconds 0.129569 # Number of seconds simulated +sim_ticks 129569130000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 20276638 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 19821.229326 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17821.229326 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 21389.665103 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18389.665103 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 20215873 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 1204437000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 1299743000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.002997 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 60765 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 1082907000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 1117448000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.002997 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 60765 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 25000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23000 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 26999.752992 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23999.752992 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_hits 14463584 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 3744825000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 4044374000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.010250 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 149793 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 3445239000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 3594995000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.010250 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 149793 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked @@ -37,29 +37,29 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 34890015 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 23505.456929 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 21505.456929 # average overall mshr miss latency +system.cpu.dcache.demand_avg_miss_latency 25380.735949 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 22380.735949 # average overall mshr miss latency system.cpu.dcache.demand_hits 34679457 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 4949262000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency 5344117000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.006035 # miss rate for demand accesses system.cpu.dcache.demand_misses 210558 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 4528146000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 4712443000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.006035 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 210558 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 34890015 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 23505.456929 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 21505.456929 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 25380.735949 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 22380.735949 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.dcache.overall_hits 34679457 # number of overall hits -system.cpu.dcache.overall_miss_latency 4949262000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency 5344117000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.006035 # miss rate for overall accesses system.cpu.dcache.overall_misses 210558 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 4528146000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 4712443000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.006035 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 210558 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -76,9 +76,9 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.dcache.replacements 200247 # number of replacements system.cpu.dcache.sampled_refs 204343 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4080.925680 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4080.797262 # Cycle average of tags in use system.cpu.dcache.total_refs 34685672 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 736945000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.warmup_cycle 750583000 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 147714 # number of writebacks system.cpu.dtb.accesses 34987415 # DTB accesses system.cpu.dtb.acv 0 # DTB access violations @@ -93,13 +93,13 @@ system.cpu.dtb.write_acv 0 # DT system.cpu.dtb.write_hits 14613377 # DTB write hits system.cpu.dtb.write_misses 7252 # DTB write misses system.cpu.icache.ReadReq_accesses 88438074 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 14374.483228 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 12374.483228 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_miss_latency 15489.023497 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 12489.023497 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 88361638 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 1098728000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency 1183919000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.000864 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 76436 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 945856000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 954611000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000864 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 76436 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked @@ -111,29 +111,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 88438074 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 14374.483228 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 12374.483228 # average overall mshr miss latency +system.cpu.icache.demand_avg_miss_latency 15489.023497 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 12489.023497 # average overall mshr miss latency system.cpu.icache.demand_hits 88361638 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 1098728000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 1183919000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.000864 # miss rate for demand accesses system.cpu.icache.demand_misses 76436 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 945856000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 954611000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.000864 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 76436 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 88438074 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 14374.483228 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 12374.483228 # average overall mshr miss latency +system.cpu.icache.overall_avg_miss_latency 15489.023497 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 12489.023497 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.icache.overall_hits 88361638 # number of overall hits -system.cpu.icache.overall_miss_latency 1098728000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 1183919000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.000864 # miss rate for overall accesses system.cpu.icache.overall_misses 76436 # number of overall misses system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 945856000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 954611000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.000864 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 76436 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -150,7 +150,7 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 74391 # number of replacements system.cpu.icache.sampled_refs 76436 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 1876.966161 # Cycle average of tags in use +system.cpu.icache.tagsinuse 1876.637848 # Cycle average of tags in use system.cpu.icache.total_refs 88361638 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks @@ -160,28 +160,28 @@ system.cpu.itb.acv 0 # IT system.cpu.itb.hits 88438074 # ITB hits system.cpu.itb.misses 3934 # ITB misses system.cpu.l2cache.ReadExReq_accesses 143578 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 22000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 23000 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 11000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 3158716000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 3302294000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 143578 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_mshr_miss_latency 1579358000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 143578 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 137201 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 22000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency 23000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 11000 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 93905 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 952512000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency 995808000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_rate 0.315566 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_misses 43296 # number of ReadReq misses system.cpu.l2cache.ReadReq_mshr_miss_latency 476256000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.315566 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 43296 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_accesses 6215 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency 21869.026549 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency 22863.073210 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 11000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 135916000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 142094000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_misses 6215 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_mshr_miss_latency 68365000 # number of UpgradeReq MSHR miss cycles @@ -198,10 +198,10 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 # system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 280779 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 22000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency 23000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 11000 # average overall mshr miss latency system.cpu.l2cache.demand_hits 93905 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 4111228000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency 4298102000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate 0.665555 # miss rate for demand accesses system.cpu.l2cache.demand_misses 186874 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits @@ -212,11 +212,11 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.overall_accesses 280779 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 22000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 23000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 11000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 93905 # number of overall hits -system.cpu.l2cache.overall_miss_latency 4111228000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency 4298102000 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate 0.665555 # miss rate for overall accesses system.cpu.l2cache.overall_misses 186874 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits @@ -237,12 +237,12 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.l2cache.replacements 147560 # number of replacements system.cpu.l2cache.sampled_refs 172765 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 18266.602159 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 18265.835561 # Cycle average of tags in use system.cpu.l2cache.total_refs 108986 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 120634 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 258178168 # number of cpu cycles simulated +system.cpu.numCycles 259138260 # number of cpu cycles simulated system.cpu.num_insts 88340673 # Number of instructions executed system.cpu.num_refs 35321418 # Number of memory references system.cpu.workload.PROG:num_syscalls 4583 # Number of system calls diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/stderr b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/stderr index 5992f7131..26249ed90 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/stderr +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/stderr @@ -1,3 +1,3 @@ -0: system.remote_gdb.listener: listening for remote gdb on port 7000 +0: system.remote_gdb.listener: listening for remote gdb on port 7003 warn: Entering event queue @ 0. Starting simulation... warn: Increasing stack size by one page. diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini index a0a6eb4e4..01fab79ce 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini @@ -152,6 +152,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side @@ -181,6 +182,7 @@ type=Bus block_size=64 bus_id=0 clock=1000 +header_cycles=1 responder_set=false width=64 port=system.physmem.port[0] system.cpu.l2cache.mem_side diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt b/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt index 667657de7..89c35043c 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 595046 # Simulator instruction rate (inst/s) -host_mem_usage 168184 # Number of bytes of host memory used -host_seconds 228.79 # Real time elapsed on the host -host_tick_rate 875480121 # Simulator tick rate (ticks/s) +host_inst_rate 809753 # Simulator instruction rate (inst/s) +host_mem_usage 216324 # Number of bytes of host memory used +host_seconds 168.12 # Real time elapsed on the host +host_tick_rate 1194295397 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 136139203 # Number of instructions simulated -sim_seconds 0.200299 # Number of seconds simulated -sim_ticks 200299240000 # Number of ticks simulated +sim_seconds 0.200790 # Number of seconds simulated +sim_ticks 200790381000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 37231301 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 20034.528231 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18034.528231 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 21620.738917 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18620.738917 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 37185802 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 911551000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 983722000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.001222 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 45499 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 820553000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 847225000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.001222 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 45499 # number of ReadReq MSHR misses system.cpu.dcache.SwapReq_accesses 15916 # number of SwapReq accesses(hits+misses) -system.cpu.dcache.SwapReq_avg_miss_latency 25000 # average SwapReq miss latency -system.cpu.dcache.SwapReq_avg_mshr_miss_latency 23000 # average SwapReq mshr miss latency +system.cpu.dcache.SwapReq_avg_miss_latency 27000 # average SwapReq miss latency +system.cpu.dcache.SwapReq_avg_mshr_miss_latency 24000 # average SwapReq mshr miss latency system.cpu.dcache.SwapReq_hits 15876 # number of SwapReq hits -system.cpu.dcache.SwapReq_miss_latency 1000000 # number of SwapReq miss cycles +system.cpu.dcache.SwapReq_miss_latency 1080000 # number of SwapReq miss cycles system.cpu.dcache.SwapReq_miss_rate 0.002513 # miss rate for SwapReq accesses system.cpu.dcache.SwapReq_misses 40 # number of SwapReq misses -system.cpu.dcache.SwapReq_mshr_miss_latency 920000 # number of SwapReq MSHR miss cycles +system.cpu.dcache.SwapReq_mshr_miss_latency 960000 # number of SwapReq MSHR miss cycles system.cpu.dcache.SwapReq_mshr_miss_rate 0.002513 # mshr miss rate for SwapReq accesses system.cpu.dcache.SwapReq_mshr_misses 40 # number of SwapReq MSHR misses system.cpu.dcache.WriteReq_accesses 20864304 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 25000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23000 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 26999.835474 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23999.835474 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_hits 20754899 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 2735125000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 2953917000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.005244 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 109405 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 2516315000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 2625702000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.005244 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 109405 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked @@ -47,29 +47,29 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 58095605 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 23541.522491 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 21541.522491 # average overall mshr miss latency +system.cpu.dcache.demand_avg_miss_latency 25419.866498 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 22419.866498 # average overall mshr miss latency system.cpu.dcache.demand_hits 57940701 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 3646676000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency 3937639000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.002666 # miss rate for demand accesses system.cpu.dcache.demand_misses 154904 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 3336868000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 3472927000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.002666 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 154904 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 58095605 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 23541.522491 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 21541.522491 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 25419.866498 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 22419.866498 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.dcache.overall_hits 57940701 # number of overall hits -system.cpu.dcache.overall_miss_latency 3646676000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency 3937639000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.002666 # miss rate for overall accesses system.cpu.dcache.overall_misses 154904 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 3336868000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 3472927000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.002666 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 154904 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -86,18 +86,18 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.dcache.replacements 146582 # number of replacements system.cpu.dcache.sampled_refs 150678 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4089.107061 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4089.002644 # Cycle average of tags in use system.cpu.dcache.total_refs 57960843 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 584692000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.warmup_cycle 600016000 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 107271 # number of writebacks system.cpu.icache.ReadReq_accesses 136293812 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 13838.865600 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 11838.865600 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_miss_latency 14908.771067 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 11908.771067 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 136106788 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 2588200000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency 2788298000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.001372 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 187024 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 2214152000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 2227226000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.001372 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 187024 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked @@ -109,29 +109,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 136293812 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 13838.865600 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 11838.865600 # average overall mshr miss latency +system.cpu.icache.demand_avg_miss_latency 14908.771067 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 11908.771067 # average overall mshr miss latency system.cpu.icache.demand_hits 136106788 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 2588200000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 2788298000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.001372 # miss rate for demand accesses system.cpu.icache.demand_misses 187024 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 2214152000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 2227226000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.001372 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 187024 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 136293812 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 13838.865600 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 11838.865600 # average overall mshr miss latency +system.cpu.icache.overall_avg_miss_latency 14908.771067 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 11908.771067 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.icache.overall_hits 136106788 # number of overall hits -system.cpu.icache.overall_miss_latency 2588200000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 2788298000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.001372 # miss rate for overall accesses system.cpu.icache.overall_misses 187024 # number of overall misses system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 2214152000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 2227226000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.001372 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 187024 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -148,34 +148,34 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 184976 # number of replacements system.cpu.icache.sampled_refs 187024 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 2006.879224 # Cycle average of tags in use +system.cpu.icache.tagsinuse 2006.709249 # Cycle average of tags in use system.cpu.icache.total_refs 136106788 # Total number of references to valid blocks. -system.cpu.icache.warmup_cycle 142655430000 # Cycle when the warmup percentage was hit. +system.cpu.icache.warmup_cycle 143009204000 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.l2cache.ReadExReq_accesses 105179 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 22000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 23000 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 11000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 2313938000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 2419117000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 105179 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_mshr_miss_latency 1156969000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 105179 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 232523 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 22000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency 23000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 11000 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 192777 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 874412000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency 914158000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_rate 0.170934 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_misses 39746 # number of ReadReq misses system.cpu.l2cache.ReadReq_mshr_miss_latency 437206000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.170934 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 39746 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_accesses 4266 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency 21907.172996 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency 22902.953586 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 11000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 93456000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 97704000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_misses 4266 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_mshr_miss_latency 46926000 # number of UpgradeReq MSHR miss cycles @@ -192,10 +192,10 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 # system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 337702 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 22000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency 23000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 11000 # average overall mshr miss latency system.cpu.l2cache.demand_hits 192777 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 3188350000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency 3333275000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate 0.429151 # miss rate for demand accesses system.cpu.l2cache.demand_misses 144925 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits @@ -206,11 +206,11 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.overall_accesses 337702 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 22000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 23000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 11000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 192777 # number of overall hits -system.cpu.l2cache.overall_miss_latency 3188350000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency 3333275000 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate 0.429151 # miss rate for overall accesses system.cpu.l2cache.overall_misses 144925 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits @@ -231,12 +231,12 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.l2cache.replacements 120486 # number of replacements system.cpu.l2cache.sampled_refs 139196 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 19343.330573 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 19341.325901 # Cycle average of tags in use system.cpu.l2cache.total_refs 199586 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 87413 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 400598480 # number of cpu cycles simulated +system.cpu.numCycles 401580762 # number of cpu cycles simulated system.cpu.num_insts 136139203 # Number of instructions executed system.cpu.num_refs 58160249 # Number of memory references system.cpu.workload.PROG:num_syscalls 1946 # Number of system calls diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr index 059f14554..b5ea49da4 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr @@ -1,4 +1,4 @@ -0: system.remote_gdb.listener: listening for remote gdb on port 7000 +0: system.remote_gdb.listener: listening for remote gdb on port 7007 warn: Entering event queue @ 0. Starting simulation... warn: ignoring syscall time(4026527848, 4026528248, ...) warn: ignoring syscall time(4026527400, 1375098, ...) diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout index c5f2dbeb0..5b4fb94a9 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout @@ -1,13 +1,13 @@ M5 Simulator System -Copyright (c) 2001-2006 +Copyright (c) 2001-2008 The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 13 2008 00:33:29 -M5 started Wed Feb 13 18:35:08 2008 -M5 executing on zizzer +M5 compiled Feb 24 2008 13:27:50 +M5 started Mon Feb 25 16:16:46 2008 +M5 executing on tater command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/50.vortex/sparc/linux/simple-timing tests/run.py long/50.vortex/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second -Exiting @ tick 200299240000 because target called exit() +Exiting @ tick 200790381000 because target called exit() |