diff options
Diffstat (limited to 'tests/long/60.bzip2/ref/arm/linux')
9 files changed, 547 insertions, 525 deletions
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini b/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini index 731b0df43..279a7d642 100644 --- a/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/config.ini @@ -115,6 +115,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=true latency=1000 max_miss_count=0 mshrs=10 @@ -413,6 +414,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=true latency=1000 max_miss_count=0 mshrs=10 @@ -448,6 +450,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=false latency=1000 max_miss_count=0 mshrs=10 @@ -493,7 +496,7 @@ egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2 +executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/bzip2 gid=100 input=cin max_stack_size=67108864 diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout index 49878baf7..6921d0bca 100755 --- a/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout +++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/simout @@ -5,11 +5,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 21 2011 14:34:16 -M5 revision b06fecbc6572 7972 default qtip tip ext/print_mem_more.patch -M5 started Feb 21 2011 14:34:24 +M5 compiled Mar 11 2011 20:10:09 +M5 revision 4decc284606a 8095 default qtip tip ext/update_add_stats.patch +M5 started Mar 11 2011 20:24:58 M5 executing on u200439-lin.austin.arm.com -command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/60.bzip2/arm/linux/o3-timing +command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... spec_init @@ -29,4 +29,4 @@ Uncompressing Data Uncompressed data 1048576 bytes in length Uncompressed data compared correctly Tested 1MB buffer: OK! -Exiting @ tick 741617860500 because target called exit() +Exiting @ tick 683557152000 because target called exit() diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt index 19a103b3c..e886e17b6 100644 --- a/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt @@ -1,130 +1,142 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 95203 # Simulator instruction rate (inst/s) -host_mem_usage 256912 # Number of bytes of host memory used -host_seconds 17955.42 # Real time elapsed on the host -host_tick_rate 41303275 # Simulator tick rate (ticks/s) +host_inst_rate 125996 # Simulator instruction rate (inst/s) +host_mem_usage 255276 # Number of bytes of host memory used +host_seconds 13675.60 # Real time elapsed on the host +host_tick_rate 49983689 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 1709408664 # Number of instructions simulated -sim_seconds 0.741618 # Number of seconds simulated -sim_ticks 741617860500 # Number of ticks simulated +sim_insts 1723073909 # Number of instructions simulated +sim_seconds 0.683557 # Number of seconds simulated +sim_ticks 683557152000 # Number of ticks simulated system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.BTBHits 251301725 # Number of BTB hits -system.cpu.BPredUnit.BTBLookups 290055524 # Number of BTB lookups -system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.BPredUnit.condIncorrect 20139557 # Number of conditional branches incorrect -system.cpu.BPredUnit.condPredicted 310557354 # Number of conditional branches predicted -system.cpu.BPredUnit.lookups 310557354 # Number of BP lookups -system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. -system.cpu.commit.COM:branches 203576342 # Number of branches committed -system.cpu.commit.COM:bw_lim_events 41094487 # number cycles where commit BW limit reached +system.cpu.BPredUnit.BTBHits 234099742 # Number of BTB hits +system.cpu.BPredUnit.BTBLookups 270988691 # Number of BTB lookups +system.cpu.BPredUnit.RASInCorrect 420 # Number of incorrect RAS predictions. +system.cpu.BPredUnit.condIncorrect 18127020 # Number of conditional branches incorrect +system.cpu.BPredUnit.condPredicted 253531298 # Number of conditional branches predicted +system.cpu.BPredUnit.lookups 308386285 # Number of BP lookups +system.cpu.BPredUnit.usedRAS 18030825 # Number of times the RAS was used to get a target. +system.cpu.commit.COM:branches 213462255 # Number of branches committed +system.cpu.commit.COM:bw_lim_events 50936466 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits -system.cpu.commit.COM:committed_per_cycle::samples 1326705477 # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::mean 1.288461 # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::stdev 1.905257 # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::samples 1236667650 # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::mean 1.393320 # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::stdev 2.013912 # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::0 628813054 47.40% 47.40% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::1 321601613 24.24% 71.64% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::2 154175798 11.62% 83.26% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::3 85373201 6.43% 89.69% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::4 35866236 2.70% 92.40% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::5 27097363 2.04% 94.44% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::6 13157860 0.99% 95.43% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::7 19525865 1.47% 96.90% # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::8 41094487 3.10% 100.00% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::0 558967899 45.20% 45.20% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::1 311836050 25.22% 70.42% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::2 140294902 11.34% 81.76% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::3 77547164 6.27% 88.03% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::4 37361268 3.02% 91.05% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::5 31181150 2.52% 93.57% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::6 14635226 1.18% 94.76% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::7 13907525 1.12% 95.88% # Number of insts commited each cycle +system.cpu.commit.COM:committed_per_cycle::8 50936466 4.12% 100.00% # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle::total 1326705477 # Number of insts commited each cycle -system.cpu.commit.COM:count 1709408682 # Number of instructions committed +system.cpu.commit.COM:committed_per_cycle::total 1236667650 # Number of insts commited each cycle +system.cpu.commit.COM:count 1723073927 # Number of instructions committed system.cpu.commit.COM:fp_insts 36 # Number of committed floating point instructions. -system.cpu.commit.COM:function_calls 0 # Number of function calls committed. -system.cpu.commit.COM:int_insts 1523276792 # Number of committed integer instructions. -system.cpu.commit.COM:loads 485926830 # Number of loads committed -system.cpu.commit.COM:membars 0 # Number of memory barriers committed -system.cpu.commit.COM:refs 660773875 # Number of memory references committed +system.cpu.commit.COM:function_calls 13665177 # Number of function calls committed. +system.cpu.commit.COM:int_insts 1536941901 # Number of committed integer instructions. +system.cpu.commit.COM:loads 485926783 # Number of loads committed +system.cpu.commit.COM:membars 62 # Number of memory barriers committed +system.cpu.commit.COM:refs 660773841 # Number of memory references committed system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.branchMispredicts 30574219 # The number of times a branch was mispredicted -system.cpu.commit.commitCommittedInsts 1709408682 # The number of committed instructions -system.cpu.commit.commitNonSpecStalls 333 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.commitSquashedInsts 722443769 # The number of squashed insts skipped by commit -system.cpu.committedInsts 1709408664 # Number of Instructions Simulated -system.cpu.committedInsts_total 1709408664 # Number of Instructions Simulated -system.cpu.cpi 0.867689 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.867689 # CPI: Total CPI of All Threads -system.cpu.dcache.ReadReq_accesses 536310912 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 14847.958953 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11472.623282 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 528392695 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 117569361000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.014764 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 7918217 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits 262533 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency 87830778500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.014275 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses 7655684 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_accesses 172586108 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 23573.653690 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20855.792552 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 168355229 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 99737276351 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.024515 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 4230879 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits 2338748 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency 39461891617 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.010963 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 1892131 # number of WriteReq MSHR misses -system.cpu.dcache.avg_blocked_cycles::no_mshrs 3127.531526 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 19937.500000 # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 72.974594 # Average number of references to valid blocks. -system.cpu.dcache.blocked::no_mshrs 25122 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 8 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_mshrs 78569847 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 159500 # number of cycles access was blocked +system.cpu.commit.branchMispredicts 18126668 # The number of times a branch was mispredicted +system.cpu.commit.commitCommittedInsts 1723073927 # The number of committed instructions +system.cpu.commit.commitNonSpecStalls 469 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.commitSquashedInsts 561262265 # The number of squashed insts skipped by commit +system.cpu.committedInsts 1723073909 # Number of Instructions Simulated +system.cpu.committedInsts_total 1723073909 # Number of Instructions Simulated +system.cpu.cpi 0.793416 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.793416 # CPI: Total CPI of All Threads +system.cpu.dcache.LoadLockedReq_accesses 89 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_avg_miss_latency 38333.333333 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_hits 86 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_miss_latency 115000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_rate 0.033708 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_misses 3 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_mshr_hits 3 # number of LoadLockedReq MSHR hits +system.cpu.dcache.ReadReq_accesses 507538299 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency 14918.210159 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11490.115727 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 499588577 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 118595623500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.015663 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 7949722 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 299488 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 87902074000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate 0.015073 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_misses 7650234 # number of ReadReq MSHR misses +system.cpu.dcache.StoreCondReq_accesses 74 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_hits 74 # number of StoreCondReq hits +system.cpu.dcache.WriteReq_accesses 172586047 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_avg_miss_latency 23458.776949 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20845.524839 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 168361233 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 99108969278 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.024479 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 4224814 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 2332947 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 39436960540 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.010962 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 1891867 # number of WriteReq MSHR misses +system.cpu.dcache.avg_blocked_cycles::no_mshrs 3129.028905 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 19277.777778 # average number of cycles each access was blocked +system.cpu.dcache.avg_refs 70.000304 # Average number of references to valid blocks. +system.cpu.dcache.blocked::no_mshrs 25082 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 9 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_mshrs 78482303 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 173500 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 708897020 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 17886.650772 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 13332.125739 # average overall mshr miss latency -system.cpu.dcache.demand_hits 696747924 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 217306637351 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.017138 # miss rate for demand accesses -system.cpu.dcache.demand_misses 12149096 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 2601281 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 127292670117 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.013469 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 9547815 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_accesses 680124346 # number of demand (read+write) accesses +system.cpu.dcache.demand_avg_miss_latency 17881.962218 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 13344.968214 # average overall mshr miss latency +system.cpu.dcache.demand_hits 667949810 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 217704592778 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.017900 # miss rate for demand accesses +system.cpu.dcache.demand_misses 12174536 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 2632435 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 127339034540 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.014030 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 9542101 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.997303 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 4084.953054 # Average occupied blocks per context -system.cpu.dcache.overall_accesses 708897020 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 17886.650772 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 13332.125739 # average overall mshr miss latency +system.cpu.dcache.occ_%::0 0.997946 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 4087.586245 # Average occupied blocks per context +system.cpu.dcache.overall_accesses 680124346 # number of overall (read+write) accesses +system.cpu.dcache.overall_avg_miss_latency 17881.962218 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 13344.968214 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 696747924 # number of overall hits -system.cpu.dcache.overall_miss_latency 217306637351 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.017138 # miss rate for overall accesses -system.cpu.dcache.overall_misses 12149096 # number of overall misses -system.cpu.dcache.overall_mshr_hits 2601281 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 127292670117 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.013469 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 9547815 # number of overall MSHR misses +system.cpu.dcache.overall_hits 667949810 # number of overall hits +system.cpu.dcache.overall_miss_latency 217704592778 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.017900 # miss rate for overall accesses +system.cpu.dcache.overall_misses 12174536 # number of overall misses +system.cpu.dcache.overall_mshr_hits 2632435 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 127339034540 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.014030 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 9542101 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.replacements 9543719 # number of replacements -system.cpu.dcache.sampled_refs 9547815 # Sample count of references to valid blocks. +system.cpu.dcache.replacements 9538005 # number of replacements +system.cpu.dcache.sampled_refs 9542101 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4084.953054 # Cycle average of tags in use -system.cpu.dcache.total_refs 696747924 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 7250729000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 3122334 # number of writebacks -system.cpu.decode.DECODE:BlockedCycles 116148050 # Number of cycles decode is blocked -system.cpu.decode.DECODE:DecodedInsts 2638178862 # Number of instructions handled by decode -system.cpu.decode.DECODE:IdleCycles 655478683 # Number of cycles decode is idle -system.cpu.decode.DECODE:RunCycles 543495866 # Number of cycles decode is running -system.cpu.decode.DECODE:SquashCycles 108887211 # Number of cycles decode is squashing -system.cpu.decode.DECODE:UnblockCycles 11582877 # Number of cycles decode is unblocking +system.cpu.dcache.tagsinuse 4087.586245 # Cycle average of tags in use +system.cpu.dcache.total_refs 667949970 # Total number of references to valid blocks. +system.cpu.dcache.warmup_cycle 5054603000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 3121989 # number of writebacks +system.cpu.decode.DECODE:BlockedCycles 147560850 # Number of cycles decode is blocked +system.cpu.decode.DECODE:BranchMispred 636 # Number of times decode detected a branch misprediction +system.cpu.decode.DECODE:BranchResolved 47355692 # Number of times decode resolved a branch +system.cpu.decode.DECODE:DecodedInsts 2426461717 # Number of instructions handled by decode +system.cpu.decode.DECODE:IdleCycles 611352233 # Number of cycles decode is idle +system.cpu.decode.DECODE:RunCycles 463432927 # Number of cycles decode is running +system.cpu.decode.DECODE:SquashCycles 80642265 # Number of cycles decode is squashing +system.cpu.decode.DECODE:SquashedInsts 2276 # Number of squashed instructions handled by decode +system.cpu.decode.DECODE:UnblockCycles 14321639 # Number of cycles decode is unblocking system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions @@ -146,243 +158,243 @@ system.cpu.dtb.read_misses 0 # DT system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.fetch.Branches 310557354 # Number of branches that fetch encountered -system.cpu.fetch.CacheLines 305363576 # Number of cache lines fetched -system.cpu.fetch.Cycles 575148381 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.IcacheSquashes 5854767 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.Insts 2356063229 # Number of instructions fetch has processed -system.cpu.fetch.MiscStallCycles 488598 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.SquashCycles 33050006 # Number of cycles fetch has spent squashing -system.cpu.fetch.branchRate 0.209378 # Number of branch fetches per cycle -system.cpu.fetch.icacheStallCycles 305363576 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.predictedBranches 251301725 # Number of branches that fetch has predicted taken -system.cpu.fetch.rate 1.588462 # Number of inst fetches per cycle -system.cpu.fetch.rateDist::samples 1435592687 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.884283 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.825499 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.Branches 308386285 # Number of branches that fetch encountered +system.cpu.fetch.CacheLines 291049356 # Number of cache lines fetched +system.cpu.fetch.Cycles 486495532 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.IcacheSquashes 5722216 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.Insts 2234143439 # Number of instructions fetch has processed +system.cpu.fetch.MiscStallCycles 272 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.SquashCycles 20492527 # Number of cycles fetch has spent squashing +system.cpu.fetch.branchRate 0.225575 # Number of branch fetches per cycle +system.cpu.fetch.icacheStallCycles 291049356 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.predictedBranches 252130567 # Number of branches that fetch has predicted taken +system.cpu.fetch.rate 1.634204 # Number of inst fetches per cycle +system.cpu.fetch.rateDist::samples 1317309914 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.875583 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.855181 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 861509887 60.01% 60.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 76125416 5.30% 65.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 84428440 5.88% 71.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 62504000 4.35% 75.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 54555625 3.80% 79.35% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 66078288 4.60% 83.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 49716683 3.46% 87.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 19740436 1.38% 88.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 160933912 11.21% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 830814434 63.07% 63.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 33726973 2.56% 65.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 60219137 4.57% 70.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 62511674 4.75% 74.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 52124887 3.96% 78.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 58187439 4.42% 83.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 53878376 4.09% 87.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 20459280 1.55% 88.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 145387714 11.04% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1435592687 # Number of instructions fetched each cycle (Total) -system.cpu.fp_regfile_reads 64 # number of floating regfile reads -system.cpu.fp_regfile_writes 62 # number of floating regfile writes -system.cpu.icache.ReadReq_accesses 305363576 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 34138.773389 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 34223.489933 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 305362614 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 32841500 # number of ReadReq miss cycles +system.cpu.fetch.rateDist::total 1317309914 # Number of instructions fetched each cycle (Total) +system.cpu.fp_regfile_reads 43 # number of floating regfile reads +system.cpu.fp_regfile_writes 35 # number of floating regfile writes +system.cpu.icache.ReadReq_accesses 291049356 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 34505.208333 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 34374.125874 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 291048396 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 33125000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.000003 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 962 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 217 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 25496500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_misses 960 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 245 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 24577500 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000002 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 745 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses 715 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.icache.avg_refs 409882.703356 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 407060.693706 # Average number of references to valid blocks. system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 305363576 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 34138.773389 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 34223.489933 # average overall mshr miss latency -system.cpu.icache.demand_hits 305362614 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 32841500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_accesses 291049356 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 34505.208333 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 34374.125874 # average overall mshr miss latency +system.cpu.icache.demand_hits 291048396 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 33125000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.000003 # miss rate for demand accesses -system.cpu.icache.demand_misses 962 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 217 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 25496500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_misses 960 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 245 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 24577500 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.000002 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 745 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses 715 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.occ_%::0 0.297532 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 609.346021 # Average occupied blocks per context -system.cpu.icache.overall_accesses 305363576 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 34138.773389 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 34223.489933 # average overall mshr miss latency +system.cpu.icache.occ_%::0 0.282759 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::0 579.089793 # Average occupied blocks per context +system.cpu.icache.overall_accesses 291049356 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 34505.208333 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 34374.125874 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 305362614 # number of overall hits -system.cpu.icache.overall_miss_latency 32841500 # number of overall miss cycles +system.cpu.icache.overall_hits 291048396 # number of overall hits +system.cpu.icache.overall_miss_latency 33125000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.000003 # miss rate for overall accesses -system.cpu.icache.overall_misses 962 # number of overall misses -system.cpu.icache.overall_mshr_hits 217 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 25496500 # number of overall MSHR miss cycles +system.cpu.icache.overall_misses 960 # number of overall misses +system.cpu.icache.overall_mshr_hits 245 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 24577500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 745 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses 715 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.replacements 10 # number of replacements -system.cpu.icache.sampled_refs 745 # Sample count of references to valid blocks. +system.cpu.icache.replacements 8 # number of replacements +system.cpu.icache.sampled_refs 715 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 609.346021 # Cycle average of tags in use -system.cpu.icache.total_refs 305362614 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 579.089793 # Cycle average of tags in use +system.cpu.icache.total_refs 291048396 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 47643035 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.iew.EXEC:branches 234627924 # Number of branches executed -system.cpu.iew.EXEC:nop 4671909 # number of nop insts executed -system.cpu.iew.EXEC:rate 1.375387 # Inst execution rate -system.cpu.iew.EXEC:refs 783939674 # number of memory reference insts executed -system.cpu.iew.EXEC:stores 215608294 # Number of stores executed +system.cpu.idleCycles 49804391 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.iew.EXEC:branches 234697761 # Number of branches executed +system.cpu.iew.EXEC:nop 547 # number of nop insts executed +system.cpu.iew.EXEC:rate 1.436470 # Inst execution rate +system.cpu.iew.EXEC:refs 750034372 # number of memory reference insts executed +system.cpu.iew.EXEC:stores 187740498 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed -system.cpu.iew.WB:consumers 2287060354 # num instructions consuming a value -system.cpu.iew.WB:count 2005204740 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 0.549071 # average fanout of values written-back +system.cpu.iew.WB:consumers 2269897341 # num instructions consuming a value +system.cpu.iew.WB:count 1942898831 # cumulative count of insts written-back +system.cpu.iew.WB:fanout 0.550573 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.iew.WB:producers 1255759101 # num instructions producing a value -system.cpu.iew.WB:rate 1.351912 # insts written-back per cycle -system.cpu.iew.WB:sent 2013818862 # cumulative count of insts sent to commit -system.cpu.iew.branchMispredicts 32077179 # Number of branch mispredicts detected at execute -system.cpu.iew.iewBlockCycles 18912819 # Number of cycles IEW is blocking -system.cpu.iew.iewDispLoadInsts 660681336 # Number of dispatched load instructions -system.cpu.iew.iewDispNonSpecInsts 423 # Number of dispatched non-speculative instructions -system.cpu.iew.iewDispSquashedInsts 10498008 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispStoreInsts 320240164 # Number of dispatched store instructions -system.cpu.iew.iewDispatchedInsts 2431733440 # Number of instructions dispatched to IQ -system.cpu.iew.iewExecLoadInsts 568331380 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 53845340 # Number of squashed instructions skipped in execute -system.cpu.iew.iewExecutedInsts 2040022874 # Number of executed instructions -system.cpu.iew.iewIQFullEvents 1107254 # Number of times the IQ has become full, causing a stall +system.cpu.iew.WB:producers 1249744182 # num instructions producing a value +system.cpu.iew.WB:rate 1.421168 # insts written-back per cycle +system.cpu.iew.WB:sent 1949681228 # cumulative count of insts sent to commit +system.cpu.iew.branchMispredicts 19483021 # Number of branch mispredicts detected at execute +system.cpu.iew.iewBlockCycles 24433414 # Number of cycles IEW is blocking +system.cpu.iew.iewDispLoadInsts 645564584 # Number of dispatched load instructions +system.cpu.iew.iewDispNonSpecInsts 589 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispSquashedInsts 5964223 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispStoreInsts 233715447 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 2284224586 # Number of instructions dispatched to IQ +system.cpu.iew.iewExecLoadInsts 562293874 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 22044144 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 1963818585 # Number of executed instructions +system.cpu.iew.iewIQFullEvents 950332 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewLSQFullEvents 78756 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.iewSquashCycles 108887211 # Number of cycles IEW is squashing -system.cpu.iew.iewUnblockCycles 1884872 # Number of cycles IEW is unblocking +system.cpu.iew.iewLSQFullEvents 75248 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 80642265 # Number of cycles IEW is squashing +system.cpu.iew.iewUnblockCycles 2065851 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread.0.cacheBlocked 185254 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.0.forwLoads 28251686 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.0.ignoredResponses 475798 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.0.cacheBlocked 185250 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread.0.forwLoads 50987012 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.0.ignoredResponses 396924 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.0.memOrderViolation 2910400 # Number of memory ordering violations -system.cpu.iew.lsq.thread.0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.0.squashedLoads 174754505 # Number of loads squashed -system.cpu.iew.lsq.thread.0.squashedStores 145393119 # Number of stores squashed -system.cpu.iew.memOrderViolationEvents 2910400 # Number of memory order violations -system.cpu.iew.predictedNotTakenIncorrect 13800164 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.predictedTakenIncorrect 18277015 # Number of branches that were predicted taken incorrectly -system.cpu.int_regfile_reads 5213407852 # number of integer regfile reads -system.cpu.int_regfile_writes 1582208082 # number of integer regfile writes -system.cpu.ipc 1.152486 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.152486 # IPC: Total IPC of All Threads +system.cpu.iew.lsq.thread.0.memOrderViolation 2672523 # Number of memory ordering violations +system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread.0.squashedLoads 159637800 # Number of loads squashed +system.cpu.iew.lsq.thread.0.squashedStores 58868389 # Number of stores squashed +system.cpu.iew.memOrderViolationEvents 2672523 # Number of memory order violations +system.cpu.iew.predictedNotTakenIncorrect 3281489 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 16201532 # Number of branches that were predicted taken incorrectly +system.cpu.int_regfile_reads 5066759971 # number of integer regfile reads +system.cpu.int_regfile_writes 1546862528 # number of integer regfile writes +system.cpu.ipc 1.260373 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.260373 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::IntAlu 1275319810 60.91% 60.91% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::IntMult 1250756 0.06% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 20 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 3 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 17 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 60.97% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::MemRead 577902067 27.60% 88.57% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::MemWrite 239395539 11.43% 100.00% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::IntAlu 1224165403 61.64% 61.64% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::IntMult 1261545 0.06% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 6 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 1 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 7 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 61.71% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::MemRead 570988512 28.75% 90.46% # Type of FU issued +system.cpu.iq.ISSUE:FU_type_0::MemWrite 189447253 9.54% 100.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.ISSUE:FU_type_0::total 2093868214 # Type of FU issued -system.cpu.iq.ISSUE:fu_busy_cnt 35323579 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_rate 0.016870 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:FU_type_0::total 1985862729 # Type of FU issued +system.cpu.iq.ISSUE:fu_busy_cnt 19986735 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_rate 0.010065 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::IntAlu 38144 0.11% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::IntMult 1 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 0.11% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::MemRead 25553394 72.34% 72.45% # attempts to use FU when none available -system.cpu.iq.ISSUE:fu_full::MemWrite 9732040 27.55% 100.00% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::IntAlu 275137 1.38% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 1.38% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::MemRead 19210300 96.12% 97.49% # attempts to use FU when none available +system.cpu.iq.ISSUE:fu_full::MemWrite 501298 2.51% 100.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.ISSUE:issued_per_cycle::samples 1435592687 # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::mean 1.458539 # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.617960 # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::samples 1317309914 # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::mean 1.507514 # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.580852 # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::0 542472821 37.79% 37.79% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::1 332842678 23.19% 60.97% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::2 233352202 16.25% 77.23% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::3 155519573 10.83% 88.06% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::4 81101345 5.65% 93.71% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::5 48382072 3.37% 97.08% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::6 32454212 2.26% 99.34% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::7 9020871 0.63% 99.97% # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::8 446913 0.03% 100.00% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::0 464070867 35.23% 35.23% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::1 308173295 23.39% 58.62% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::2 229356697 17.41% 76.03% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::3 153235086 11.63% 87.67% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::4 89874952 6.82% 94.49% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::5 46390462 3.52% 98.01% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::6 16857883 1.28% 99.29% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::7 8134010 0.62% 99.91% # Number of insts issued each cycle +system.cpu.iq.ISSUE:issued_per_cycle::8 1216662 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle::total 1435592687 # Number of insts issued each cycle -system.cpu.iq.ISSUE:rate 1.411689 # Inst issue rate -system.cpu.iq.fp_alu_accesses 99 # Number of floating point alu accesses -system.cpu.iq.fp_inst_queue_reads 193 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_wakeup_accesses 76 # Number of floating instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_writes 250 # Number of floating instruction queue writes -system.cpu.iq.int_alu_accesses 2129191694 # Number of integer alu accesses -system.cpu.iq.int_inst_queue_reads 5686973961 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_wakeup_accesses 2005204664 # Number of integer instruction queue wakeup accesses -system.cpu.iq.int_inst_queue_writes 3140550876 # Number of integer instruction queue writes -system.cpu.iq.iqInstsAdded 2427061108 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqInstsIssued 2093868214 # Number of instructions issued -system.cpu.iq.iqNonSpecInstsAdded 423 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqSquashedInstsExamined 710783267 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedInstsIssued 28321460 # Number of squashed instructions issued -system.cpu.iq.iqSquashedNonSpecRemoved 90 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 1287397497 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.ISSUE:issued_per_cycle::total 1317309914 # Number of insts issued each cycle +system.cpu.iq.ISSUE:rate 1.452595 # Inst issue rate +system.cpu.iq.fp_alu_accesses 77 # Number of floating point alu accesses +system.cpu.iq.fp_inst_queue_reads 148 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_wakeup_accesses 51 # Number of floating instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_writes 110 # Number of floating instruction queue writes +system.cpu.iq.int_alu_accesses 2005849387 # Number of integer alu accesses +system.cpu.iq.int_inst_queue_reads 5310203358 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_wakeup_accesses 1942898780 # Number of integer instruction queue wakeup accesses +system.cpu.iq.int_inst_queue_writes 2844721675 # Number of integer instruction queue writes +system.cpu.iq.iqInstsAdded 2284223375 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsIssued 1985862729 # Number of instructions issued +system.cpu.iq.iqNonSpecInstsAdded 664 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqSquashedInstsExamined 557961709 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedInstsIssued 1181399 # Number of squashed instructions issued +system.cpu.iq.iqSquashedNonSpecRemoved 195 # Number of squashed non-spec instructions that were removed +system.cpu.iq.iqSquashedOperandsExamined 1018791198 # Number of squashed operands that are examined and possibly removed from graph system.cpu.itb.accesses 0 # DTB accesses system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions @@ -404,107 +416,107 @@ system.cpu.itb.read_misses 0 # DT system.cpu.itb.write_accesses 0 # DTB write accesses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.l2cache.ReadExReq_accesses 1892135 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 34468.560268 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31327.409096 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_hits 979500 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_miss_latency 31457214500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate 0.482331 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses 912635 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 28590490000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.482331 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses 912635 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 7656425 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 34342.856557 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31123.713689 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 5633283 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 69480475500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.264241 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 2023142 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_hits 11 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_miss_latency 62967350000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.264240 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 2023131 # number of ReadReq MSHR misses -system.cpu.l2cache.Writeback_accesses 3122334 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 3122334 # number of Writeback hits -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 3959.932754 # average number of cycles each access was blocked +system.cpu.l2cache.ReadExReq_accesses 1891872 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_avg_miss_latency 34461.042777 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31326.781802 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_hits 979846 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_miss_latency 31429367000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 0.482076 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 912026 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 28570839500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.482076 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 912026 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_accesses 7650944 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 34297.265152 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31122.429712 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_hits 5630539 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 69294366000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.264073 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 2020405 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_hits 9 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_miss_latency 62879632500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.264071 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 2020396 # number of ReadReq MSHR misses +system.cpu.l2cache.Writeback_accesses 3121989 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 3121989 # number of Writeback hits +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 3894.751535 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 2.651251 # Average number of references to valid blocks. -system.cpu.l2cache.blocked::no_mshrs 3569 # number of cycles access was blocked +system.cpu.l2cache.avg_refs 2.653371 # Average number of references to valid blocks. +system.cpu.l2cache.blocked::no_mshrs 3582 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_mshrs 14133000 # number of cycles access was blocked +system.cpu.l2cache.blocked_cycles::no_mshrs 13951000 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 9548560 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 34381.933641 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31187.036024 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 6612783 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 100937690000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.307458 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 2935777 # number of demand (read+write) misses -system.cpu.l2cache.demand_mshr_hits 11 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 91557840000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.307456 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 2935766 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_accesses 9542816 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 34348.202225 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31185.986192 # average overall mshr miss latency +system.cpu.l2cache.demand_hits 6610385 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 100723733000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.307292 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 2932431 # number of demand (read+write) misses +system.cpu.l2cache.demand_mshr_hits 9 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_miss_latency 91450472000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.307291 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 2932422 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.492711 # Average percentage of cache occupancy -system.cpu.l2cache.occ_%::1 0.322099 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 16145.140731 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 10554.551428 # Average occupied blocks per context -system.cpu.l2cache.overall_accesses 9548560 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 34381.933641 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31187.036024 # average overall mshr miss latency +system.cpu.l2cache.occ_%::0 0.491178 # Average percentage of cache occupancy +system.cpu.l2cache.occ_%::1 0.327642 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 16094.912992 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 10736.176193 # Average occupied blocks per context +system.cpu.l2cache.overall_accesses 9542816 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 34348.202225 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31185.986192 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 6612783 # number of overall hits -system.cpu.l2cache.overall_miss_latency 100937690000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.307458 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 2935777 # number of overall misses -system.cpu.l2cache.overall_mshr_hits 11 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 91557840000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.307456 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 2935766 # number of overall MSHR misses +system.cpu.l2cache.overall_hits 6610385 # number of overall hits +system.cpu.l2cache.overall_miss_latency 100723733000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.307292 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 2932431 # number of overall misses +system.cpu.l2cache.overall_mshr_hits 9 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_miss_latency 91450472000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.307291 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 2932422 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.replacements 2923336 # number of replacements -system.cpu.l2cache.sampled_refs 2950658 # Sample count of references to valid blocks. +system.cpu.l2cache.replacements 2920032 # number of replacements +system.cpu.l2cache.sampled_refs 2947354 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 26699.692159 # Cycle average of tags in use -system.cpu.l2cache.total_refs 7822936 # Total number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 156475358000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks 1217176 # number of writebacks -system.cpu.memDep0.conflictingLoads 104356221 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 93983481 # Number of conflicting stores. -system.cpu.memDep0.insertedLoads 660681336 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 320240164 # Number of stores inserted to the mem dependence unit. -system.cpu.misc_regfile_reads 3120702507 # number of misc regfile reads -system.cpu.misc_regfile_writes 895 # number of misc regfile writes -system.cpu.numCycles 1483235722 # number of cpu cycles simulated +system.cpu.l2cache.tagsinuse 26831.089185 # Cycle average of tags in use +system.cpu.l2cache.total_refs 7820423 # Total number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 144225858000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.writebacks 1216371 # number of writebacks +system.cpu.memDep0.conflictingLoads 145182889 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 105876264 # Number of conflicting stores. +system.cpu.memDep0.insertedLoads 645564584 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 233715447 # Number of stores inserted to the mem dependence unit. +system.cpu.misc_regfile_reads 2966427922 # number of misc regfile reads +system.cpu.misc_regfile_writes 896 # number of misc regfile writes +system.cpu.numCycles 1367114305 # number of cpu cycles simulated system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.rename.RENAME:BlockCycles 54941029 # Number of cycles rename is blocking -system.cpu.rename.RENAME:CommittedMaps 1347252520 # Number of HB maps that are committed -system.cpu.rename.RENAME:IQFullEvents 13387428 # Number of times rename has blocked due to IQ full -system.cpu.rename.RENAME:IdleCycles 685531408 # Number of cycles rename is idle -system.cpu.rename.RENAME:LSQFullEvents 44918840 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RENAME:ROBFullEvents 10136 # Number of times rename has blocked due to ROB full -system.cpu.rename.RENAME:RenameLookups 7132306649 # Number of register rename lookups that rename has made -system.cpu.rename.RENAME:RenamedInsts 2561579932 # Number of instructions processed by rename -system.cpu.rename.RENAME:RenamedOperands 1946061364 # Number of destination operands rename has renamed -system.cpu.rename.RENAME:RunCycles 524157862 # Number of cycles rename is running -system.cpu.rename.RENAME:SquashCycles 108887211 # Number of cycles rename is squashing -system.cpu.rename.RENAME:UnblockCycles 62065425 # Number of cycles rename is unblocking -system.cpu.rename.RENAME:UndoneMaps 598808841 # Number of HB maps that are undone due to squashing -system.cpu.rename.RENAME:fp_rename_lookups 996 # Number of floating rename lookups -system.cpu.rename.RENAME:int_rename_lookups 7132305653 # Number of integer rename lookups -system.cpu.rename.RENAME:serializeStallCycles 9752 # count of cycles rename stalled for serializing inst -system.cpu.rename.RENAME:serializingInsts 450 # count of serializing insts renamed -system.cpu.rename.RENAME:skidInsts 114534338 # count of insts added to the skid buffer -system.cpu.rename.RENAME:tempSerializingInsts 447 # count of temporary serializing insts renamed -system.cpu.rob.rob_reads 3717462842 # The number of ROB reads -system.cpu.rob.rob_writes 4972618229 # The number of ROB writes -system.cpu.timesIdled 1594989 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.rename.RENAME:BlockCycles 68709037 # Number of cycles rename is blocking +system.cpu.rename.RENAME:CommittedMaps 1360917764 # Number of HB maps that are committed +system.cpu.rename.RENAME:IQFullEvents 18606012 # Number of times rename has blocked due to IQ full +system.cpu.rename.RENAME:IdleCycles 637141872 # Number of cycles rename is idle +system.cpu.rename.RENAME:LSQFullEvents 55034011 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RENAME:ROBFullEvents 10097 # Number of times rename has blocked due to ROB full +system.cpu.rename.RENAME:RenameLookups 6548789867 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenamedInsts 2371291968 # Number of instructions processed by rename +system.cpu.rename.RENAME:RenamedOperands 1861474045 # Number of destination operands rename has renamed +system.cpu.rename.RENAME:RunCycles 450935240 # Number of cycles rename is running +system.cpu.rename.RENAME:SquashCycles 80642265 # Number of cycles rename is squashing +system.cpu.rename.RENAME:UnblockCycles 79866570 # Number of cycles rename is unblocking +system.cpu.rename.RENAME:UndoneMaps 500556278 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:fp_rename_lookups 429 # Number of floating rename lookups +system.cpu.rename.RENAME:int_rename_lookups 6548789438 # Number of integer rename lookups +system.cpu.rename.RENAME:serializeStallCycles 14930 # count of cycles rename stalled for serializing inst +system.cpu.rename.RENAME:serializingInsts 647 # count of serializing insts renamed +system.cpu.rename.RENAME:skidInsts 148781529 # count of insts added to the skid buffer +system.cpu.rename.RENAME:tempSerializingInsts 642 # count of temporary serializing insts renamed +system.cpu.rob.rob_reads 3470066777 # The number of ROB reads +system.cpu.rob.rob_writes 4649325132 # The number of ROB writes +system.cpu.timesIdled 1578606 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 46 # Number of system calls ---------- End Simulation Statistics ---------- diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/config.ini b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/config.ini index 8d90d74d0..17d22d770 100644 --- a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/config.ini +++ b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/config.ini @@ -66,7 +66,7 @@ egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2 +executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/bzip2 gid=100 input=cin max_stack_size=67108864 diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/simout b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/simout index 1ce869a83..1571face8 100755 --- a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/simout +++ b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/simout @@ -5,10 +5,10 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 7 2011 01:56:16 -M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip -M5 started Feb 7 2011 01:58:23 -M5 executing on burrito +M5 compiled Mar 11 2011 20:10:09 +M5 revision 4decc284606a 8095 default qtip tip ext/update_add_stats.patch +M5 started Mar 11 2011 20:10:25 +M5 executing on u200439-lin.austin.arm.com command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/simple-atomic -re tests/run.py build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/simple-atomic Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -29,4 +29,4 @@ Uncompressing Data Uncompressed data 1048576 bytes in length Uncompressed data compared correctly Tested 1MB buffer: OK! -Exiting @ tick 854705615000 because target called exit() +Exiting @ tick 861538205000 because target called exit() diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/stats.txt b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/stats.txt index 8d3a8d25e..bb05b8971 100644 --- a/tests/long/60.bzip2/ref/arm/linux/simple-atomic/stats.txt +++ b/tests/long/60.bzip2/ref/arm/linux/simple-atomic/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1030645 # Simulator instruction rate (inst/s) -host_mem_usage 229520 # Number of bytes of host memory used -host_seconds 1658.58 # Real time elapsed on the host -host_tick_rate 515323054 # Simulator tick rate (ticks/s) +host_inst_rate 1831754 # Simulator instruction rate (inst/s) +host_mem_usage 246412 # Number of bytes of host memory used +host_seconds 940.67 # Real time elapsed on the host +host_tick_rate 915878288 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 1709408682 # Number of instructions simulated -sim_seconds 0.854706 # Number of seconds simulated -sim_ticks 854705615000 # Number of ticks simulated +sim_insts 1723073862 # Number of instructions simulated +sim_seconds 0.861538 # Number of seconds simulated +sim_ticks 861538205000 # Number of ticks simulated system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions @@ -52,24 +52,24 @@ system.cpu.itb.write_accesses 0 # DT system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 1709411231 # number of cpu cycles simulated +system.cpu.numCycles 1723076411 # number of cpu cycles simulated system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.num_busy_cycles 1709411231 # Number of busy cycles -system.cpu.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu.num_busy_cycles 1723076411 # Number of busy cycles +system.cpu.num_conditional_control_insts 177497944 # number of instructions that are conditional controls system.cpu.num_fp_alu_accesses 36 # Number of float alu accesses system.cpu.num_fp_insts 36 # number of float instructions system.cpu.num_fp_register_reads 24 # number of times the floating registers were read system.cpu.num_fp_register_writes 16 # number of times the floating registers were written -system.cpu.num_func_calls 0 # number of times a function call or return occured +system.cpu.num_func_calls 27330236 # number of times a function call or return occured system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_insts 1709408682 # Number of instructions executed -system.cpu.num_int_alu_accesses 1523276793 # Number of integer alu accesses -system.cpu.num_int_insts 1523276793 # number of integer instructions -system.cpu.num_int_register_reads 4636623941 # number of times the integer registers were read -system.cpu.num_int_register_writes 1316065665 # number of times the integer registers were written -system.cpu.num_load_insts 485926830 # Number of load instructions -system.cpu.num_mem_refs 660773876 # number of memory refs +system.cpu.num_insts 1723073862 # Number of instructions executed +system.cpu.num_int_alu_accesses 1536941850 # Number of integer alu accesses +system.cpu.num_int_insts 1536941850 # number of integer instructions +system.cpu.num_int_register_reads 4663954117 # number of times the integer registers were read +system.cpu.num_int_register_writes 1329730844 # number of times the integer registers were written +system.cpu.num_load_insts 485926770 # Number of load instructions +system.cpu.num_mem_refs 660773816 # number of memory refs system.cpu.num_store_insts 174847046 # Number of store instructions system.cpu.workload.PROG:num_syscalls 46 # Number of system calls diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini b/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini index 3f9e59a85..8dc825ce6 100644 --- a/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini +++ b/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini @@ -51,6 +51,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=true latency=1000 max_miss_count=0 mshrs=10 @@ -86,6 +87,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=true latency=1000 max_miss_count=0 mshrs=10 @@ -121,6 +123,7 @@ assoc=2 block_size=64 forward_snoops=true hash_delay=1 +is_top_level=false latency=10000 max_miss_count=0 mshrs=10 @@ -166,7 +169,7 @@ egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2 +executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/bzip2 gid=100 input=cin max_stack_size=67108864 diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-timing/simout b/tests/long/60.bzip2/ref/arm/linux/simple-timing/simout index ba8cd6dca..ffc182a84 100755 --- a/tests/long/60.bzip2/ref/arm/linux/simple-timing/simout +++ b/tests/long/60.bzip2/ref/arm/linux/simple-timing/simout @@ -5,10 +5,10 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 7 2011 01:56:16 -M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip -M5 started Feb 7 2011 01:56:25 -M5 executing on burrito +M5 compiled Mar 11 2011 20:10:09 +M5 revision 4decc284606a 8095 default qtip tip ext/update_add_stats.patch +M5 started Mar 11 2011 20:27:01 +M5 executing on u200439-lin.austin.arm.com command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/fast/long/60.bzip2/arm/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -29,4 +29,4 @@ Uncompressing Data Uncompressed data 1048576 bytes in length Uncompressed data compared correctly Tested 1MB buffer: OK! -Exiting @ tick 2431420115000 because target called exit() +Exiting @ tick 2431419954000 because target called exit() diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/60.bzip2/ref/arm/linux/simple-timing/stats.txt index 923e9c734..f32aabd92 100644 --- a/tests/long/60.bzip2/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/60.bzip2/ref/arm/linux/simple-timing/stats.txt @@ -1,27 +1,31 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 495941 # Simulator instruction rate (inst/s) -host_mem_usage 237232 # Number of bytes of host memory used -host_seconds 3435.10 # Real time elapsed on the host -host_tick_rate 707817123 # Simulator tick rate (ticks/s) +host_inst_rate 781303 # Simulator instruction rate (inst/s) +host_mem_usage 254132 # Number of bytes of host memory used +host_seconds 2197.96 # Real time elapsed on the host +host_tick_rate 1106217790 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 1703605163 # Number of instructions simulated +sim_insts 1717270343 # Number of instructions simulated sim_seconds 2.431420 # Number of seconds simulated -sim_ticks 2431420115000 # Number of ticks simulated -system.cpu.dcache.ReadReq_accesses 482384248 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 24514.094748 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21514.094748 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 475158152 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 177141202000 # number of ReadReq miss cycles +sim_ticks 2431419954000 # Number of ticks simulated +system.cpu.dcache.LoadLockedReq_accesses 61 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_hits 61 # number of LoadLockedReq hits +system.cpu.dcache.ReadReq_accesses 482384127 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency 24514.084594 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21514.084594 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 475158040 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 177140908000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.014980 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 7226096 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 155462914000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_misses 7226087 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_miss_latency 155462647000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.014980 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses 7226096 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_accesses 172586108 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.ReadReq_mshr_misses 7226087 # number of ReadReq MSHR misses +system.cpu.dcache.StoreCondReq_accesses 61 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_hits 61 # number of StoreCondReq hits +system.cpu.dcache.WriteReq_accesses 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_avg_miss_latency 33784.641656 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency 30784.641656 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 170696959 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits 170696898 # number of WriteReq hits system.cpu.dcache.WriteReq_miss_latency 63824222000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.010946 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 1889149 # number of WriteReq misses @@ -30,49 +34,49 @@ system.cpu.dcache.WriteReq_mshr_miss_rate 0.010946 # m system.cpu.dcache.WriteReq_mshr_misses 1889149 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 70.854389 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 70.854453 # Average number of references to valid blocks. system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 654970356 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 26435.430315 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 23435.430315 # average overall mshr miss latency -system.cpu.dcache.demand_hits 645855111 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 240965424000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_accesses 654970174 # number of demand (read+write) accesses +system.cpu.dcache.demand_avg_miss_latency 26435.424162 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 23435.424162 # average overall mshr miss latency +system.cpu.dcache.demand_hits 645854938 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 240965130000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.013917 # miss rate for demand accesses -system.cpu.dcache.demand_misses 9115245 # number of demand (read+write) misses +system.cpu.dcache.demand_misses 9115236 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 213619689000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 213619422000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.013917 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 9115245 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses 9115236 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.997003 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 4083.724785 # Average occupied blocks per context -system.cpu.dcache.overall_accesses 654970356 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 26435.430315 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 23435.430315 # average overall mshr miss latency +system.cpu.dcache.occ_%::0 0.997002 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 4083.719979 # Average occupied blocks per context +system.cpu.dcache.overall_accesses 654970174 # number of overall (read+write) accesses +system.cpu.dcache.overall_avg_miss_latency 26435.424162 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 23435.424162 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 645855111 # number of overall hits -system.cpu.dcache.overall_miss_latency 240965424000 # number of overall miss cycles +system.cpu.dcache.overall_hits 645854938 # number of overall hits +system.cpu.dcache.overall_miss_latency 240965130000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.013917 # miss rate for overall accesses -system.cpu.dcache.overall_misses 9115245 # number of overall misses +system.cpu.dcache.overall_misses 9115236 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 213619689000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 213619422000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.013917 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 9115245 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses 9115236 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.replacements 9111149 # number of replacements -system.cpu.dcache.sampled_refs 9115245 # Sample count of references to valid blocks. +system.cpu.dcache.replacements 9111140 # number of replacements +system.cpu.dcache.sampled_refs 9115236 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4083.724785 # Cycle average of tags in use -system.cpu.dcache.total_refs 645855111 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 25922969000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 3061986 # number of writebacks +system.cpu.dcache.tagsinuse 4083.719979 # Cycle average of tags in use +system.cpu.dcache.total_refs 645855060 # Total number of references to valid blocks. +system.cpu.dcache.warmup_cycle 25923025000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 3061985 # number of writebacks system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions @@ -94,10 +98,10 @@ system.cpu.dtb.read_misses 0 # DT system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.icache.ReadReq_accesses 1544565415 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses 1544565599 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_avg_miss_latency 54551.724138 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency 51551.724138 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 1544564777 # number of ReadReq hits +system.cpu.icache.ReadReq_hits 1544564961 # number of ReadReq hits system.cpu.icache.ReadReq_miss_latency 34804000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.000000 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 638 # number of ReadReq misses @@ -106,16 +110,16 @@ system.cpu.icache.ReadReq_mshr_miss_rate 0.000000 # ms system.cpu.icache.ReadReq_mshr_misses 638 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.icache.avg_refs 2420947.926332 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 2420948.214734 # Average number of references to valid blocks. system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 1544565415 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses 1544565599 # number of demand (read+write) accesses system.cpu.icache.demand_avg_miss_latency 54551.724138 # average overall miss latency system.cpu.icache.demand_avg_mshr_miss_latency 51551.724138 # average overall mshr miss latency -system.cpu.icache.demand_hits 1544564777 # number of demand (read+write) hits +system.cpu.icache.demand_hits 1544564961 # number of demand (read+write) hits system.cpu.icache.demand_miss_latency 34804000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.000000 # miss rate for demand accesses system.cpu.icache.demand_misses 638 # number of demand (read+write) misses @@ -127,12 +131,12 @@ system.cpu.icache.fast_writes 0 # nu system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.occ_%::0 0.251403 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 514.872908 # Average occupied blocks per context -system.cpu.icache.overall_accesses 1544565415 # number of overall (read+write) accesses +system.cpu.icache.occ_blocks::0 514.872896 # Average occupied blocks per context +system.cpu.icache.overall_accesses 1544565599 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency 54551.724138 # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency 51551.724138 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 1544564777 # number of overall hits +system.cpu.icache.overall_hits 1544564961 # number of overall hits system.cpu.icache.overall_miss_latency 34804000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.000000 # miss rate for overall accesses system.cpu.icache.overall_misses 638 # number of overall misses @@ -145,8 +149,8 @@ system.cpu.icache.overall_mshr_uncacheable_misses 0 system.cpu.icache.replacements 7 # number of replacements system.cpu.icache.sampled_refs 638 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 514.872908 # Cycle average of tags in use -system.cpu.icache.total_refs 1544564777 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 514.872896 # Cycle average of tags in use +system.cpu.icache.total_refs 1544564961 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles @@ -181,84 +185,84 @@ system.cpu.l2cache.ReadExReq_misses 889908 # nu system.cpu.l2cache.ReadExReq_mshr_miss_latency 35596320000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.471063 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 889908 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 7226734 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses 7226725 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 5417169 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 94097380000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.250399 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 1809565 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 72382600000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.250399 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 1809565 # number of ReadReq MSHR misses -system.cpu.l2cache.Writeback_accesses 3061986 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 3061986 # number of Writeback hits +system.cpu.l2cache.ReadReq_hits 5417164 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 94097172000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.250398 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 1809561 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 72382440000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.250398 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 1809561 # number of ReadReq MSHR misses +system.cpu.l2cache.Writeback_accesses 3061985 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 3061985 # number of Writeback hits system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 2.788539 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 2.788542 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 9115883 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses 9115874 # number of demand (read+write) accesses system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 6416410 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 140372596000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.296129 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 2699473 # number of demand (read+write) misses +system.cpu.l2cache.demand_hits 6416405 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 140372388000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.296128 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 2699469 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 107978920000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.296129 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 2699473 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 107978760000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.296128 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 2699469 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.458608 # Average percentage of cache occupancy -system.cpu.l2cache.occ_%::1 0.338955 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 15027.674424 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 11106.876723 # Average occupied blocks per context -system.cpu.l2cache.overall_accesses 9115883 # number of overall (read+write) accesses +system.cpu.l2cache.occ_%::0 0.458607 # Average percentage of cache occupancy +system.cpu.l2cache.occ_%::1 0.338956 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 15027.621217 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 11106.896016 # Average occupied blocks per context +system.cpu.l2cache.overall_accesses 9115874 # number of overall (read+write) accesses system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 6416410 # number of overall hits -system.cpu.l2cache.overall_miss_latency 140372596000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.296129 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 2699473 # number of overall misses +system.cpu.l2cache.overall_hits 6416405 # number of overall hits +system.cpu.l2cache.overall_miss_latency 140372388000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.296128 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 2699469 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 107978920000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.296129 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 2699473 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 107978760000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.296128 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 2699469 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.replacements 2687070 # number of replacements -system.cpu.l2cache.sampled_refs 2714388 # Sample count of references to valid blocks. +system.cpu.l2cache.replacements 2687066 # number of replacements +system.cpu.l2cache.sampled_refs 2714383 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 26134.551147 # Cycle average of tags in use -system.cpu.l2cache.total_refs 7569176 # Total number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 538044067000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks 1171981 # number of writebacks +system.cpu.l2cache.tagsinuse 26134.517233 # Cycle average of tags in use +system.cpu.l2cache.total_refs 7569171 # Total number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 538044123000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.writebacks 1171980 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 4862840230 # number of cpu cycles simulated +system.cpu.numCycles 4862839908 # number of cpu cycles simulated system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.num_busy_cycles 4862840230 # Number of busy cycles -system.cpu.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu.num_busy_cycles 4862839908 # Number of busy cycles +system.cpu.num_conditional_control_insts 177497944 # number of instructions that are conditional controls system.cpu.num_fp_alu_accesses 36 # Number of float alu accesses system.cpu.num_fp_insts 36 # number of float instructions system.cpu.num_fp_register_reads 24 # number of times the floating registers were read system.cpu.num_fp_register_writes 16 # number of times the floating registers were written -system.cpu.num_func_calls 0 # number of times a function call or return occured +system.cpu.num_func_calls 27330236 # number of times a function call or return occured system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_insts 1703605163 # Number of instructions executed -system.cpu.num_int_alu_accesses 1523276793 # Number of integer alu accesses -system.cpu.num_int_insts 1523276793 # number of integer instructions -system.cpu.num_int_register_reads 5115465619 # number of times the integer registers were read -system.cpu.num_int_register_writes 1316065727 # number of times the integer registers were written -system.cpu.num_load_insts 485926830 # Number of load instructions -system.cpu.num_mem_refs 660773876 # number of memory refs +system.cpu.num_insts 1717270343 # Number of instructions executed +system.cpu.num_int_alu_accesses 1536941850 # Number of integer alu accesses +system.cpu.num_int_insts 1536941850 # number of integer instructions +system.cpu.num_int_register_reads 5142795796 # number of times the integer registers were read +system.cpu.num_int_register_writes 1329730906 # number of times the integer registers were written +system.cpu.num_load_insts 485926770 # Number of load instructions +system.cpu.num_mem_refs 660773816 # number of memory refs system.cpu.num_store_insts 174847046 # Number of store instructions system.cpu.workload.PROG:num_syscalls 46 # Number of system calls |