diff options
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/alpha/linux')
12 files changed, 4072 insertions, 4035 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/config.ini index 2b85e262c..961681a43 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/config.ini @@ -25,7 +25,7 @@ kernel_addr_check=true load_addr_mask=1099511627775 load_offset=0 mem_mode=timing -mem_ranges=0:134217727 +mem_ranges=0:134217727:0:0:0:0 memories=system.physmem mmap_using_noreserve=false multi_thread=false @@ -60,7 +60,7 @@ p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null -ranges=8796093022208:18446744073709551615 +ranges=8796093022208:18446744073709551615:0:0:0:0 req_size=16 resp_size=16 master=system.iobus.slave[0] @@ -170,7 +170,7 @@ useIndirect=true [system.cpu.dcache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=4 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -604,7 +604,7 @@ opClass=InstPrefetch [system.cpu.icache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=1 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -664,7 +664,7 @@ size=48 [system.cpu.l2cache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=8 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -827,7 +827,7 @@ slave=system.bridge.master system.tsunami.ide.dma system.tsunami.ethernet.dma [system.iocache] type=Cache children=tags -addr_ranges=0:134217727 +addr_ranges=0:134217727:0:0:0:0 assoc=8 clk_domain=system.clk_domain clusivity=mostly_incl @@ -872,7 +872,7 @@ size=1024 [system.membus] type=CoherentXBar -children=badaddr_responder +children=badaddr_responder snoop_filter clk_domain=system.clk_domain default_p_state=UNDEFINED eventq_index=0 @@ -884,7 +884,7 @@ p_state_clk_gate_min=1000 point_of_coherency=true power_model=Null response_latency=2 -snoop_filter=Null +snoop_filter=system.membus.snoop_filter snoop_response_latency=4 system=system use_default_range=false @@ -916,29 +916,36 @@ update_data=false warn_access= pio=system.membus.default +[system.membus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=1 +max_capacity=8388608 +system=system + [system.physmem] type=DRAMCtrl -IDD0=0.075000 +IDD0=0.055000 IDD02=0.000000 -IDD2N=0.050000 +IDD2N=0.032000 IDD2N2=0.000000 IDD2P0=0.000000 IDD2P02=0.000000 -IDD2P1=0.000000 +IDD2P1=0.032000 IDD2P12=0.000000 -IDD3N=0.057000 +IDD3N=0.038000 IDD3N2=0.000000 IDD3P0=0.000000 IDD3P02=0.000000 -IDD3P1=0.000000 +IDD3P1=0.038000 IDD3P12=0.000000 -IDD4R=0.187000 +IDD4R=0.157000 IDD4R2=0.000000 -IDD4W=0.165000 +IDD4W=0.125000 IDD4W2=0.000000 -IDD5=0.220000 +IDD5=0.235000 IDD52=0.000000 -IDD6=0.000000 +IDD6=0.020000 IDD62=0.000000 VDD=1.500000 VDD2=0.000000 @@ -958,6 +965,7 @@ devices_per_rank=8 dll=true eventq_index=0 in_addr_map=true +kvm_map=true max_accesses_per_row=16 mem_sched_policy=frfcfs min_writes_per_switch=16 @@ -967,7 +975,7 @@ p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 page_policy=open_adaptive power_model=Null -range=0:134217727 +range=0:134217727:0:0:0:0 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 @@ -989,9 +997,9 @@ tRTW=2500 tWR=15000 tWTR=7500 tXAW=30000 -tXP=0 +tXP=6000 tXPDLL=0 -tXS=0 +tXS=270000 tXSDLL=0 write_buffer_size=64 write_high_thresh_perc=85 diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/simout b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/simout index 7ccffc14c..98915ba59 100755 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/simout +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/simout @@ -3,13 +3,13 @@ Redirecting stderr to build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/ts gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 19 2016 12:23:51 -gem5 started Jul 19 2016 12:24:23 -gem5 executing on e108600-lin, pid 39539 +gem5 compiled Oct 11 2016 00:00:58 +gem5 started Oct 13 2016 20:19:46 +gem5 executing on e108600-lin, pid 28076 command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-minor -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/fs/10.linux-boot/alpha/linux/tsunami-minor Global frequency set at 1000000000000 ticks per second info: kernel located at: /arm/projectscratch/randd/systems/dist/binaries/vmlinux 0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 1909061460000 because m5_exit instruction encountered +Exiting @ tick 1893220881500 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt index e646f5b40..3b8894174 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt @@ -1,110 +1,110 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.889223 # Number of seconds simulated -sim_ticks 1889223246000 # Number of ticks simulated -final_tick 1889223246000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.893221 # Number of seconds simulated +sim_ticks 1893220881500 # Number of ticks simulated +final_tick 1893220881500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 22780 # Simulator instruction rate (inst/s) -host_op_rate 22780 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 766551699 # Simulator tick rate (ticks/s) -host_mem_usage 396616 # Number of bytes of host memory used -host_seconds 2464.57 # Real time elapsed on the host -sim_insts 56141873 # Number of instructions simulated -sim_ops 56141873 # Number of ops (including micro ops) simulated +host_inst_rate 15759 # Simulator instruction rate (inst/s) +host_op_rate 15759 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 531367557 # Simulator tick rate (ticks/s) +host_mem_usage 390932 # Number of bytes of host memory used +host_seconds 3562.92 # Real time elapsed on the host +sim_insts 56147815 # Number of instructions simulated +sim_ops 56147815 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 1047552 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24859008 # Number of bytes read from this memory +system.physmem.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.physmem.bytes_read::cpu.inst 1046208 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24860800 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 25907520 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1047552 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1047552 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7566528 # Number of bytes written to this memory -system.physmem.bytes_written::total 7566528 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 16368 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388422 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25907968 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1046208 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1046208 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7566592 # Number of bytes written to this memory +system.physmem.bytes_written::total 7566592 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 16347 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388450 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 404805 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 118227 # Number of write requests responded to by this memory -system.physmem.num_writes::total 118227 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 554488 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13158322 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 508 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13713318 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 554488 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 554488 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4005100 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4005100 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4005100 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 554488 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13158322 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 508 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17718418 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 404805 # Number of read requests accepted -system.physmem.writeReqs 118227 # Number of write requests accepted -system.physmem.readBursts 404805 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 118227 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 25900800 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 6720 # Total number of bytes read from write queue -system.physmem.bytesWritten 7565120 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 25907520 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7566528 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 105 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 404812 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 118228 # Number of write requests responded to by this memory +system.physmem.num_writes::total 118228 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 552607 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13131484 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 507 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 13684599 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 552607 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 552607 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3996677 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3996677 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3996677 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 552607 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13131484 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 507 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 17681276 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 404812 # Number of read requests accepted +system.physmem.writeReqs 118228 # Number of write requests accepted +system.physmem.readBursts 404812 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 118228 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 25900544 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7424 # Total number of bytes read from write queue +system.physmem.bytesWritten 7565312 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 25907968 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7566592 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 116 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 25470 # Per bank write bursts -system.physmem.perBankRdBursts::1 25713 # Per bank write bursts -system.physmem.perBankRdBursts::2 25812 # Per bank write bursts -system.physmem.perBankRdBursts::3 25774 # Per bank write bursts -system.physmem.perBankRdBursts::4 25230 # Per bank write bursts -system.physmem.perBankRdBursts::5 24950 # Per bank write bursts -system.physmem.perBankRdBursts::6 24793 # Per bank write bursts -system.physmem.perBankRdBursts::7 24569 # Per bank write bursts -system.physmem.perBankRdBursts::8 25113 # Per bank write bursts -system.physmem.perBankRdBursts::9 25266 # Per bank write bursts -system.physmem.perBankRdBursts::10 25525 # Per bank write bursts -system.physmem.perBankRdBursts::11 24857 # Per bank write bursts -system.physmem.perBankRdBursts::12 24533 # Per bank write bursts -system.physmem.perBankRdBursts::13 25560 # Per bank write bursts -system.physmem.perBankRdBursts::14 25804 # Per bank write bursts -system.physmem.perBankRdBursts::15 25731 # Per bank write bursts -system.physmem.perBankWrBursts::0 7815 # Per bank write bursts -system.physmem.perBankWrBursts::1 7678 # Per bank write bursts -system.physmem.perBankWrBursts::2 8068 # Per bank write bursts -system.physmem.perBankWrBursts::3 7736 # Per bank write bursts -system.physmem.perBankWrBursts::4 7326 # Per bank write bursts -system.physmem.perBankWrBursts::5 6953 # Per bank write bursts -system.physmem.perBankWrBursts::6 6780 # Per bank write bursts -system.physmem.perBankWrBursts::7 6420 # Per bank write bursts -system.physmem.perBankWrBursts::8 7238 # Per bank write bursts -system.physmem.perBankWrBursts::9 6883 # Per bank write bursts -system.physmem.perBankWrBursts::10 7397 # Per bank write bursts -system.physmem.perBankWrBursts::11 6875 # Per bank write bursts -system.physmem.perBankWrBursts::12 7088 # Per bank write bursts -system.physmem.perBankWrBursts::13 8006 # Per bank write bursts -system.physmem.perBankWrBursts::14 7993 # Per bank write bursts -system.physmem.perBankWrBursts::15 7949 # Per bank write bursts +system.physmem.perBankRdBursts::0 25483 # Per bank write bursts +system.physmem.perBankRdBursts::1 25705 # Per bank write bursts +system.physmem.perBankRdBursts::2 25813 # Per bank write bursts +system.physmem.perBankRdBursts::3 25775 # Per bank write bursts +system.physmem.perBankRdBursts::4 25223 # Per bank write bursts +system.physmem.perBankRdBursts::5 24955 # Per bank write bursts +system.physmem.perBankRdBursts::6 24789 # Per bank write bursts +system.physmem.perBankRdBursts::7 24583 # Per bank write bursts +system.physmem.perBankRdBursts::8 25108 # Per bank write bursts +system.physmem.perBankRdBursts::9 25258 # Per bank write bursts +system.physmem.perBankRdBursts::10 25518 # Per bank write bursts +system.physmem.perBankRdBursts::11 24875 # Per bank write bursts +system.physmem.perBankRdBursts::12 24528 # Per bank write bursts +system.physmem.perBankRdBursts::13 25564 # Per bank write bursts +system.physmem.perBankRdBursts::14 25798 # Per bank write bursts +system.physmem.perBankRdBursts::15 25721 # Per bank write bursts +system.physmem.perBankWrBursts::0 7829 # Per bank write bursts +system.physmem.perBankWrBursts::1 7671 # Per bank write bursts +system.physmem.perBankWrBursts::2 8071 # Per bank write bursts +system.physmem.perBankWrBursts::3 7745 # Per bank write bursts +system.physmem.perBankWrBursts::4 7318 # Per bank write bursts +system.physmem.perBankWrBursts::5 6944 # Per bank write bursts +system.physmem.perBankWrBursts::6 6788 # Per bank write bursts +system.physmem.perBankWrBursts::7 6427 # Per bank write bursts +system.physmem.perBankWrBursts::8 7237 # Per bank write bursts +system.physmem.perBankWrBursts::9 6873 # Per bank write bursts +system.physmem.perBankWrBursts::10 7386 # Per bank write bursts +system.physmem.perBankWrBursts::11 6888 # Per bank write bursts +system.physmem.perBankWrBursts::12 7081 # Per bank write bursts +system.physmem.perBankWrBursts::13 8010 # Per bank write bursts +system.physmem.perBankWrBursts::14 7995 # Per bank write bursts +system.physmem.perBankWrBursts::15 7945 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 20 # Number of times write queue was full causing retry -system.physmem.totGap 1889214280000 # Total gap between requests +system.physmem.numWrRetry 68 # Number of times write queue was full causing retry +system.physmem.totGap 1893211891000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 404805 # Read request sizes (log2) +system.physmem.readPktSize::6 404812 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 118227 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 402482 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 2156 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 50 # What read queue length does an incoming req see +system.physmem.writePktSize::6 118228 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 402391 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 2236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 57 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see @@ -149,193 +149,206 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1475 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2724 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5709 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5854 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6607 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6640 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7607 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 8810 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7088 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7791 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 8480 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7557 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 6981 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7102 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 6189 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5654 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5555 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 285 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 204 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 201 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 196 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 170 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 194 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 170 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 153 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 194 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 189 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 226 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 145 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 167 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 235 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 233 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 165 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 209 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 118 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 128 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 118 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 107 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 122 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 101 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 76 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 98 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 99 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 80 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 67 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 50 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 48 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 63746 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 524.988548 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 319.641335 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 414.335221 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 14725 23.10% 23.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10901 17.10% 40.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5357 8.40% 48.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3110 4.88% 53.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2601 4.08% 57.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1701 2.67% 60.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1560 2.45% 62.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1439 2.26% 64.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 22352 35.06% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 63746 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5298 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 76.386372 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2900.765356 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 5295 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 1346 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2487 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5523 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6246 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 8254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6747 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7178 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7723 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7340 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6854 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6034 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5819 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5678 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 428 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 418 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 327 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 332 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 341 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 252 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 273 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 313 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 386 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 369 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 324 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 345 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 282 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 215 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 227 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 191 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 226 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 192 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 329 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 250 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 212 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 399 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 314 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 236 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 131 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 169 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 63319 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 528.527867 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 322.547536 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 413.556682 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14397 22.74% 22.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11107 17.54% 40.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4705 7.43% 47.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3113 4.92% 52.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2233 3.53% 56.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2328 3.68% 59.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1953 3.08% 62.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1598 2.52% 65.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 21885 34.56% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 63319 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5233 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 77.334798 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2918.735904 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 5230 99.94% 99.94% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5298 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5298 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 22.311250 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.880356 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 22.145944 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-23 4698 88.67% 88.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-31 33 0.62% 89.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-39 235 4.44% 93.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-47 22 0.42% 94.15% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-55 12 0.23% 94.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-63 14 0.26% 94.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-71 10 0.19% 94.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-79 4 0.08% 94.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-87 30 0.57% 95.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-95 15 0.28% 95.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-103 179 3.38% 99.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-111 1 0.02% 99.15% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-119 1 0.02% 99.17% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-127 1 0.02% 99.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-135 6 0.11% 99.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-159 2 0.04% 99.34% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-167 4 0.08% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::168-175 12 0.23% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-183 2 0.04% 99.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-191 4 0.08% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-199 2 0.04% 99.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-231 8 0.15% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::232-239 1 0.02% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::248-255 1 0.02% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-263 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5298 # Writes before turning the bus around for reads -system.physmem.totQLat 2164522000 # Total ticks spent queuing -system.physmem.totMemAccLat 9752647000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2023500000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5348.46 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5233 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5233 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.588955 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.741886 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 24.816216 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-23 4718 90.16% 90.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-31 33 0.63% 90.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-39 174 3.33% 94.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-47 5 0.10% 94.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-55 3 0.06% 94.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-63 12 0.23% 94.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-71 8 0.15% 94.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-79 1 0.02% 94.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-87 32 0.61% 95.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-95 4 0.08% 95.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-103 151 2.89% 98.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-111 15 0.29% 98.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-119 10 0.19% 98.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-127 2 0.04% 98.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-135 6 0.11% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-143 3 0.06% 98.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-151 3 0.06% 98.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-167 1 0.02% 99.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::168-175 10 0.19% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-183 6 0.11% 99.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::184-191 12 0.23% 99.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-199 9 0.17% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::200-207 1 0.02% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::216-223 5 0.10% 99.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-231 4 0.08% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-263 3 0.06% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::264-271 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-279 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5233 # Writes before turning the bus around for reads +system.physmem.totQLat 5895300250 # Total ticks spent queuing +system.physmem.totMemAccLat 13483350250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2023480000 # Total ticks spent in databus transfers +system.physmem.avgQLat 14567.23 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24098.46 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 13.71 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 33317.23 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 13.68 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 4.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 13.71 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 4.01 # Average system write bandwidth in MiByte/s +system.physmem.avgRdBWSys 13.68 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 4.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.14 # Data bus utilization in percentage system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.88 # Average write queue length when enqueuing -system.physmem.readRowHits 363251 # Number of row buffer hits during reads -system.physmem.writeRowHits 95908 # Number of row buffer hits during writes -system.physmem.readRowHitRate 89.76 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 81.12 # Row buffer hit rate for writes -system.physmem.avgGap 3612043.39 # Average gap between requests -system.physmem.pageHitRate 87.81 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 234556560 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 127982250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1578025800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 380868480 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 123394455600 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 60772181625 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1080221277750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1266709348065 # Total energy per rank (pJ) -system.physmem_0.averagePower 670.494357 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1796832063750 # Time in different power states -system.physmem_0.memoryStateTime::REF 63085100000 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 29299865000 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 247363200 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 134970000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1578634200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 385099920 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 123394455600 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 61856765370 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1079269896750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1266867185040 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.577899 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1795248089750 # Time in different power states -system.physmem_1.memoryStateTime::REF 63085100000 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 30883852750 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 15253451 # Number of BP lookups -system.cpu.branchPred.condPredicted 13119801 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 515637 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 12113296 # Number of BTB lookups -system.cpu.branchPred.BTBHits 4570787 # Number of BTB hits +system.physmem.avgWrQLen 24.81 # Average write queue length when enqueuing +system.physmem.readRowHits 363810 # Number of row buffer hits during reads +system.physmem.writeRowHits 95775 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.90 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.01 # Row buffer hit rate for writes +system.physmem.avgGap 3619631.18 # Average gap between requests +system.physmem.pageHitRate 87.89 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 221882640 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 117933420 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1444607640 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 306899460 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 4693391040.000001 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 4737017490 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 303974400 # Energy for precharge background per rank (pJ) +system.physmem_0.actPowerDownEnergy 10896307530 # Energy for active power-down per rank (pJ) +system.physmem_0.prePowerDownEnergy 5550083520 # Energy for precharge power-down per rank (pJ) +system.physmem_0.selfRefreshEnergy 443242644240 # Energy for self refresh per rank (pJ) +system.physmem_0.totalEnergy 471515616450 # Total energy per rank (pJ) +system.physmem_0.averagePower 249.054730 # Core power per rank (mW) +system.physmem_0.totalIdleTime 1881921702000 # Total Idle time Per DRAM Rank +system.physmem_0.memoryStateTime::IDLE 481983250 # Time in different power states +system.physmem_0.memoryStateTime::REF 1993748000 # Time in different power states +system.physmem_0.memoryStateTime::SREF 1843690402750 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 14453321750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 8706248250 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 23895177500 # Time in different power states +system.physmem_1.actEnergy 230215020 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 122362185 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1444921800 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 310146300 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 4816933680.000001 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 4925461770 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 303573120 # Energy for precharge background per rank (pJ) +system.physmem_1.actPowerDownEnergy 11119407240 # Energy for active power-down per rank (pJ) +system.physmem_1.prePowerDownEnergy 5660238720 # Energy for precharge power-down per rank (pJ) +system.physmem_1.selfRefreshEnergy 442986687510 # Energy for self refresh per rank (pJ) +system.physmem_1.totalEnergy 471921610125 # Total energy per rank (pJ) +system.physmem_1.averagePower 249.269176 # Core power per rank (mW) +system.physmem_1.totalIdleTime 1881622925500 # Total Idle time Per DRAM Rank +system.physmem_1.memoryStateTime::IDLE 484393500 # Time in different power states +system.physmem_1.memoryStateTime::REF 2046440000 # Time in different power states +system.physmem_1.memoryStateTime::SREF 1842500290250 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 14740166500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 9065047000 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 24384544250 # Time in different power states +system.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.branchPred.lookups 15264339 # Number of BP lookups +system.cpu.branchPred.condPredicted 13122374 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 525708 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 12102111 # Number of BTB lookups +system.cpu.branchPred.BTBHits 4571092 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 37.733636 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 859438 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 30658 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 6570706 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 545483 # Number of indirect target hits. -system.cpu.branchPred.indirectMisses 6025223 # Number of indirect misses. -system.cpu.branchPredindirectMispredicted 218035 # Number of mispredicted indirect branches. +system.cpu.branchPred.BTBHitPct 37.771030 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 863726 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 33596 # Number of incorrect RAS predictions. +system.cpu.branchPred.indirectLookups 6525159 # Number of indirect predictor lookups. +system.cpu.branchPred.indirectHits 541190 # Number of indirect target hits. +system.cpu.branchPred.indirectMisses 5983969 # Number of indirect misses. +system.cpu.branchPredindirectMispredicted 222121 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9316925 # DTB read hits -system.cpu.dtb.read_misses 17695 # DTB read misses +system.cpu.dtb.read_hits 9321681 # DTB read hits +system.cpu.dtb.read_misses 17691 # DTB read misses system.cpu.dtb.read_acv 211 # DTB read access violations -system.cpu.dtb.read_accesses 764827 # DTB read accesses -system.cpu.dtb.write_hits 6393212 # DTB write hits +system.cpu.dtb.read_accesses 764795 # DTB read accesses +system.cpu.dtb.write_hits 6394158 # DTB write hits system.cpu.dtb.write_misses 2442 # DTB write misses -system.cpu.dtb.write_acv 158 # DTB write access violations -system.cpu.dtb.write_accesses 298820 # DTB write accesses -system.cpu.dtb.data_hits 15710137 # DTB hits -system.cpu.dtb.data_misses 20137 # DTB misses -system.cpu.dtb.data_acv 369 # DTB access violations -system.cpu.dtb.data_accesses 1063647 # DTB accesses -system.cpu.itb.fetch_hits 4018824 # ITB hits -system.cpu.itb.fetch_misses 6310 # ITB misses -system.cpu.itb.fetch_acv 701 # ITB acv -system.cpu.itb.fetch_accesses 4025134 # ITB accesses +system.cpu.dtb.write_acv 159 # DTB write access violations +system.cpu.dtb.write_accesses 298776 # DTB write accesses +system.cpu.dtb.data_hits 15715839 # DTB hits +system.cpu.dtb.data_misses 20133 # DTB misses +system.cpu.dtb.data_acv 370 # DTB access violations +system.cpu.dtb.data_accesses 1063571 # DTB accesses +system.cpu.itb.fetch_hits 4020046 # ITB hits +system.cpu.itb.fetch_misses 6280 # ITB misses +system.cpu.itb.fetch_acv 699 # ITB acv +system.cpu.itb.fetch_accesses 4026326 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -350,27 +363,27 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.numPwrStateTransitions 12752 # Number of power state transitions system.cpu.pwrStateClkGateDist::samples 6376 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::mean 281746974.905897 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::stdev 439847984.325030 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::mean 281786440.323087 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::stdev 439974345.162947 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::1000-5e+10 6376 100.00% 100.00% # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::min_value 19000 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::min_value 369000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::total 6376 # Distribution of time spent in the clock gated state -system.cpu.pwrStateResidencyTicks::ON 92804534000 # Cumulative time (in ticks) in various power states -system.cpu.pwrStateResidencyTicks::CLK_GATED 1796418712000 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 185630526 # number of cpu cycles simulated +system.cpu.pwrStateResidencyTicks::ON 96550538000 # Cumulative time (in ticks) in various power states +system.cpu.pwrStateResidencyTicks::CLK_GATED 1796670343500 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 193121889 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 56141873 # Number of instructions committed -system.cpu.committedOps 56141873 # Number of ops (including micro ops) committed -system.cpu.discardedOps 2958149 # Number of ops (including micro ops) which were discarded before commit +system.cpu.committedInsts 56147815 # Number of instructions committed +system.cpu.committedOps 56147815 # Number of ops (including micro ops) committed +system.cpu.discardedOps 2978612 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 6376 # Number of times Execute suspended instruction fetching -system.cpu.quiesceCycles 3592815966 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.cpi 3.306454 # CPI: cycles per instruction -system.cpu.ipc 0.302439 # IPC: instructions per cycle -system.cpu.op_class_0::No_OpClass 3199005 5.70% 5.70% # Class of committed instruction -system.cpu.op_class_0::IntAlu 36197195 64.47% 70.17% # Class of committed instruction -system.cpu.op_class_0::IntMult 60822 0.11% 70.28% # Class of committed instruction +system.cpu.quiesceCycles 3593319874 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 3.439526 # CPI: cycles per instruction +system.cpu.ipc 0.290738 # IPC: instructions per cycle +system.cpu.op_class_0::No_OpClass 3199269 5.70% 5.70% # Class of committed instruction +system.cpu.op_class_0::IntAlu 36201024 64.47% 70.17% # Class of committed instruction +system.cpu.op_class_0::IntMult 60831 0.11% 70.28% # Class of committed instruction system.cpu.op_class_0::IntDiv 0 0.00% 70.28% # Class of committed instruction system.cpu.op_class_0::FloatAdd 38079 0.07% 70.35% # Class of committed instruction system.cpu.op_class_0::FloatCmp 0 0.00% 70.35% # Class of committed instruction @@ -398,34 +411,34 @@ system.cpu.op_class_0::SimdFloatMisc 0 0.00% 70.36% # Cl system.cpu.op_class_0::SimdFloatMult 0 0.00% 70.36% # Class of committed instruction system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 70.36% # Class of committed instruction system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 70.36% # Class of committed instruction -system.cpu.op_class_0::MemRead 9319321 16.60% 86.95% # Class of committed instruction -system.cpu.op_class_0::MemWrite 6372729 11.35% 98.31% # Class of committed instruction -system.cpu.op_class_0::IprAccess 951086 1.69% 100.00% # Class of committed instruction +system.cpu.op_class_0::MemRead 9320403 16.60% 86.95% # Class of committed instruction +system.cpu.op_class_0::MemWrite 6373341 11.35% 98.31% # Class of committed instruction +system.cpu.op_class_0::IprAccess 951232 1.69% 100.00% # Class of committed instruction system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.op_class_0::total 56141873 # Class of committed instruction +system.cpu.op_class_0::total 56147815 # Class of committed instruction system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 6376 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 211498 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74792 40.94% 40.94% # number of times we switched to this ipl -system.cpu.kern.ipl_count::21 131 0.07% 41.01% # number of times we switched to this ipl -system.cpu.kern.ipl_count::22 1903 1.04% 42.05% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105883 57.95% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182709 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73425 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.inst.hwrei 211531 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74800 40.93% 40.93% # number of times we switched to this ipl +system.cpu.kern.ipl_count::21 131 0.07% 41.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::22 1905 1.04% 42.05% # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 105905 57.95% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182741 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73433 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::22 1903 1.28% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73425 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148884 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1835945903000 97.18% 97.18% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 85568000 0.00% 97.18% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 710063500 0.04% 97.22% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 52480708000 2.78% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1889222242500 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981723 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::22 1905 1.28% 50.68% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::31 73433 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148902 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1837683771000 97.07% 97.07% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 86162500 0.00% 97.07% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 712688000 0.04% 97.11% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 54737244500 2.89% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1893219866000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981725 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.693454 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814870 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.693386 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814825 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -464,514 +477,514 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4173 2.17% 2.17% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 175546 91.22% 93.43% # number of callpals executed -system.cpu.kern.callpal::rdps 6807 3.54% 96.96% # number of callpals executed +system.cpu.kern.callpal::swpipl 175574 91.22% 93.43% # number of callpals executed +system.cpu.kern.callpal::rdps 6808 3.54% 96.96% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::rti 5128 2.66% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5130 2.67% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192434 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5876 # number of protection mode switches +system.cpu.kern.callpal::total 192465 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5875 # number of protection mode switches system.cpu.kern.mode_switch::user 1737 # number of protection mode switches -system.cpu.kern.mode_switch::idle 2091 # number of protection mode switches +system.cpu.kern.mode_switch::idle 2094 # number of protection mode switches system.cpu.kern.mode_good::kernel 1905 system.cpu.kern.mode_good::user 1737 system.cpu.kern.mode_good::idle 168 -system.cpu.kern.mode_switch_good::kernel 0.324200 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.324255 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.080344 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.392622 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 36856948000 1.95% 1.95% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 4192339500 0.22% 2.17% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1848172945000 97.83% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::idle 0.080229 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.392541 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 37297482500 1.97% 1.97% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 4311459500 0.23% 2.20% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1851610914000 97.80% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4174 # number of times the context was actually changed -system.cpu.tickCycles 85233988 # Number of cycles that the object actually ticked -system.cpu.idleCycles 100396538 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 1394263 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.980931 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 13942036 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1394775 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 9.995903 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 94238500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.980931 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999963 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999963 # Average percentage of cache occupancy +system.cpu.tickCycles 85352026 # Number of cycles that the object actually ticked +system.cpu.idleCycles 107769863 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.replacements 1394246 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.980074 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 13946627 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1394758 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 9.999317 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 99338500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.980074 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999961 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999961 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 225 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 219 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 68 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 63909041 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 63909041 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 7981560 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7981560 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5577988 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5577988 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 183448 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 183448 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 199007 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 199007 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13559548 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13559548 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13559548 # number of overall hits -system.cpu.dcache.overall_hits::total 13559548 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1096304 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1096304 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 573678 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 573678 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 16581 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 16581 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1669982 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1669982 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1669982 # number of overall misses -system.cpu.dcache.overall_misses::total 1669982 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 31558344500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 31558344500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22538815500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22538815500 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 222577500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 222577500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 54097160000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 54097160000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 54097160000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 54097160000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9077864 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9077864 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6151666 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6151666 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200029 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200029 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 199007 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 199007 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15229530 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15229530 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15229530 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15229530 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120767 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.120767 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.093256 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.093256 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.082893 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.082893 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.109654 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.109654 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.109654 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.109654 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28786.125472 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 28786.125472 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39288.268855 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 39288.268855 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13423.647548 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13423.647548 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 32393.858137 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 32393.858137 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 32393.858137 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 32393.858137 # average overall miss latency +system.cpu.dcache.tags.tag_accesses 63927104 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63927104 # Number of data accesses +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 7985415 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7985415 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5578562 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5578562 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 183593 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 183593 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 199022 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 199022 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 13563977 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13563977 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13563977 # number of overall hits +system.cpu.dcache.overall_hits::total 13563977 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1096352 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1096352 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 573692 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 573692 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 16450 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 16450 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1670044 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1670044 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1670044 # number of overall misses +system.cpu.dcache.overall_misses::total 1670044 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 33571810000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 33571810000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 25337965000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 25337965000 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 222587500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 222587500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 58909775000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 58909775000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 58909775000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 58909775000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9081767 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9081767 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6152254 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6152254 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200043 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200043 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 199022 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 199022 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15234021 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15234021 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15234021 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15234021 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120720 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.120720 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.093249 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.093249 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.082232 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.082232 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.109626 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.109626 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.109626 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.109626 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30621.378900 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 30621.378900 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44166.495262 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 44166.495262 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13531.155015 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13531.155015 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 35274.384986 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 35274.384986 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 35274.384986 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 35274.384986 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 837697 # number of writebacks -system.cpu.dcache.writebacks::total 837697 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 21981 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 21981 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 269759 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 269759 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 837664 # number of writebacks +system.cpu.dcache.writebacks::total 837664 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 21993 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 21993 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 269693 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 269693 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 291740 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 291740 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 291740 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 291740 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1074323 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1074323 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 303919 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 303919 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16578 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 16578 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1378242 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1378242 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1378242 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1378242 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 291686 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 291686 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 291686 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 291686 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1074359 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1074359 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 303999 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 303999 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16447 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 16447 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1378358 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1378358 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1378358 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1378358 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9621 # number of WriteReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::total 9621 # number of WriteReq MSHR uncacheable -system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16551 # number of overall MSHR uncacheable misses -system.cpu.dcache.overall_mshr_uncacheable_misses::total 16551 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30011433500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 30011433500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11481403000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11481403000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 205832000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 205832000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 41492836500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 41492836500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 41492836500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 41492836500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1534160500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1534160500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1534160500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 1534160500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.118345 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.118345 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049404 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049404 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.082878 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.082878 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090498 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.090498 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090498 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.090498 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27935.205241 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27935.205241 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37777.838832 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37777.838832 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12415.972976 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12415.972976 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30105.624774 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 30105.624774 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30105.624774 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 30105.624774 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221379.581530 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221379.581530 # average ReadReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92692.918857 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92692.918857 # average overall mshr uncacheable latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 1476241 # number of replacements -system.cpu.icache.tags.tagsinuse 509.437018 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 19208652 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1476752 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 13.007365 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 33938325500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.437018 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.994994 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.994994 # Average percentage of cache occupancy +system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9623 # number of WriteReq MSHR uncacheable +system.cpu.dcache.WriteReq_mshr_uncacheable::total 9623 # number of WriteReq MSHR uncacheable +system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16553 # number of overall MSHR uncacheable misses +system.cpu.dcache.overall_mshr_uncacheable_misses::total 16553 # number of overall MSHR uncacheable misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32011150000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 32011150000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12927980000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 12927980000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 205437000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 205437000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 44939130000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 44939130000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 44939130000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 44939130000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1534184500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1534184500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1534184500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 1534184500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.118298 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.118298 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049413 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049413 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.082217 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.082217 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090479 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.090479 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090479 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.090479 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29795.580434 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29795.580434 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42526.389889 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42526.389889 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12490.849395 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12490.849395 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32603.380254 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 32603.380254 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32603.380254 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 32603.380254 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221383.044733 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221383.044733 # average ReadReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92683.169214 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92683.169214 # average overall mshr uncacheable latency +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.icache.tags.replacements 1477105 # number of replacements +system.cpu.icache.tags.tagsinuse 509.256263 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 19233040 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1477616 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 13.016264 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 36168250500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.256263 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.994641 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.994641 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 7 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 401 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 400 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 22162507 # Number of tag accesses -system.cpu.icache.tags.data_accesses 22162507 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 19208655 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 19208655 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 19208655 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 19208655 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 19208655 # number of overall hits -system.cpu.icache.overall_hits::total 19208655 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1476926 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1476926 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1476926 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1476926 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1476926 # number of overall misses -system.cpu.icache.overall_misses::total 1476926 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 20401531500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 20401531500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 20401531500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 20401531500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 20401531500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 20401531500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 20685581 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 20685581 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 20685581 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 20685581 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 20685581 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 20685581 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071399 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.071399 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.071399 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.071399 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.071399 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.071399 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13813.509614 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13813.509614 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13813.509614 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13813.509614 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13813.509614 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13813.509614 # average overall miss latency +system.cpu.icache.tags.tag_accesses 22188623 # Number of tag accesses +system.cpu.icache.tags.data_accesses 22188623 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 19233043 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 19233043 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 19233043 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 19233043 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 19233043 # number of overall hits +system.cpu.icache.overall_hits::total 19233043 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1477790 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1477790 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1477790 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1477790 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1477790 # number of overall misses +system.cpu.icache.overall_misses::total 1477790 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20696583500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20696583500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20696583500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20696583500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20696583500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20696583500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 20710833 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 20710833 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 20710833 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 20710833 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 20710833 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 20710833 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071353 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.071353 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.071353 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.071353 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.071353 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.071353 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14005.091048 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 14005.091048 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14005.091048 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 14005.091048 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14005.091048 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 14005.091048 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 1476241 # number of writebacks -system.cpu.icache.writebacks::total 1476241 # number of writebacks -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1476926 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1476926 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1476926 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1476926 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1476926 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1476926 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 18924605500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 18924605500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 18924605500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 18924605500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 18924605500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 18924605500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071399 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071399 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071399 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.071399 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071399 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.071399 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12813.509614 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12813.509614 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12813.509614 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12813.509614 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12813.509614 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12813.509614 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 339622 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65416.328180 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 5334629 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 405144 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 13.167242 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 6356009000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 267.504634 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 5791.332200 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 59357.491346 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.004082 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.088369 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.905723 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.998174 # Average percentage of cache occupancy +system.cpu.icache.writebacks::writebacks 1477105 # number of writebacks +system.cpu.icache.writebacks::total 1477105 # number of writebacks +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1477790 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1477790 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1477790 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1477790 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1477790 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1477790 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19218793500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 19218793500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19218793500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 19218793500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19218793500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 19218793500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071353 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071353 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071353 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.071353 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071353 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.071353 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13005.091048 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13005.091048 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13005.091048 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 13005.091048 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13005.091048 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 13005.091048 # average overall mshr miss latency +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.tags.replacements 339628 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65408.612363 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 5336325 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 405150 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 13.171233 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 6812996000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 268.308875 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 5785.000603 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 59355.302886 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.004094 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.088272 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.905690 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.998056 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 631 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 402 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5153 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 59330 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 578 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 457 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5137 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 59344 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 46327377 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 46327377 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackDirty_hits::writebacks 837697 # number of WritebackDirty hits -system.cpu.l2cache.WritebackDirty_hits::total 837697 # number of WritebackDirty hits -system.cpu.l2cache.WritebackClean_hits::writebacks 1475656 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 1475656 # number of WritebackClean hits +system.cpu.l2cache.tags.tag_accesses 46341016 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 46341016 # Number of data accesses +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.WritebackDirty_hits::writebacks 837664 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 837664 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 1476525 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 1476525 # number of WritebackClean hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 15 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 15 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187300 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187300 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1460502 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 1460502 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 818651 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 818651 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 1460502 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1005951 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2466453 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 1460502 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1005951 # number of overall hits -system.cpu.l2cache.overall_hits::total 2466453 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 5 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 5 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 116630 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116630 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 16369 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 16369 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 272219 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 272219 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 16369 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 388849 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 405218 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 16369 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 388849 # number of overall misses -system.cpu.l2cache.overall_misses::total 405218 # number of overall misses -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 249500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 249500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9053314500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9053314500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1334237500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 1334237500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 19962557500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 19962557500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1334237500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 29015872000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30350109500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1334237500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 29015872000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30350109500 # number of overall miss cycles -system.cpu.l2cache.WritebackDirty_accesses::writebacks 837697 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::total 837697 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::writebacks 1475656 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 1475656 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 20 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 20 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 303930 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 303930 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1476871 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 1476871 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1090870 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1090870 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1476871 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1394800 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2871671 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1476871 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1394800 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2871671 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.250000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.250000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383740 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383740 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.011084 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.011084 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.249543 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.249543 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.011084 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.278785 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.141109 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.011084 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.278785 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.141109 # miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 49900 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 49900 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77624.234759 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77624.234759 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81510.018938 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81510.018938 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 73332.711897 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 73332.711897 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81510.018938 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74619.896155 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74898.226387 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81510.018938 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74619.896155 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74898.226387 # average overall miss latency +system.cpu.l2cache.ReadExReq_hits::cpu.data 187358 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187358 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1461386 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 1461386 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 818548 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 818548 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 1461386 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1005906 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2467292 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 1461386 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1005906 # number of overall hits +system.cpu.l2cache.overall_hits::total 2467292 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 116652 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116652 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 16348 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 16348 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 272226 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 272226 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 16348 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 388878 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 405226 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 16348 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 388878 # number of overall misses +system.cpu.l2cache.overall_misses::total 405226 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 331000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 331000 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10499091500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10499091500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1618484000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 1618484000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 21963269500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 21963269500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1618484000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 32462361000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34080845000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1618484000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 32462361000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34080845000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 837664 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 837664 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 1476525 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 1476525 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 21 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 21 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304010 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304010 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1477734 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 1477734 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1090774 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1090774 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1477734 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1394784 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2872518 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1477734 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1394784 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2872518 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.285714 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.285714 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383711 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383711 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.011063 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.011063 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.249571 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.249571 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.011063 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.278809 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.141070 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.011063 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.278809 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.141070 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 55166.666667 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 55166.666667 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90003.527586 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90003.527586 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 99001.957426 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 99001.957426 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80680.278519 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80680.278519 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 99001.957426 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83476.979927 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 84103.302848 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 99001.957426 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83476.979927 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 84103.302848 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.writebacks::writebacks 76715 # number of writebacks -system.cpu.l2cache.writebacks::total 76715 # number of writebacks -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 5 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 5 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116630 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116630 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 16369 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 16369 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 272219 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 272219 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 16369 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 388849 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 405218 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 16369 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 388849 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 405218 # number of overall MSHR misses +system.cpu.l2cache.writebacks::writebacks 76716 # number of writebacks +system.cpu.l2cache.writebacks::total 76716 # number of writebacks +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116652 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116652 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 16348 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 16348 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 272226 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 272226 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 16348 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 388878 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 405226 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 16348 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 388878 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 405226 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9621 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9621 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16551 # number of overall MSHR uncacheable misses -system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16551 # number of overall MSHR uncacheable misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 199500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 199500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7887014500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7887014500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1170547500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1170547500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 17243377000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 17243377000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1170547500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25130391500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26300939000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1170547500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25130391500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26300939000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1447515000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1447515000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1447515000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1447515000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.250000 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383740 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383740 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.011084 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.011084 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.249543 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.249543 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.011084 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.278785 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.141109 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.011084 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.278785 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.141109 # mshr miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 39900 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 39900 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67624.234759 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67624.234759 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71510.018938 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71510.018938 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 63343.767334 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63343.767334 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71510.018938 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64627.635663 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64905.653253 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71510.018938 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64627.635663 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64905.653253 # average overall mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208876.623377 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 208876.623377 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87457.857531 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87457.857531 # average overall mshr uncacheable latency -system.cpu.toL2Bus.snoop_filter.tot_requests 5742250 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 2870700 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1972 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 998 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 998 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9623 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9623 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16553 # number of overall MSHR uncacheable misses +system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16553 # number of overall MSHR uncacheable misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 271000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 271000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9332571500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9332571500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1455004000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1455004000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19244147500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19244147500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1455004000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 28576719000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 30031723000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1455004000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 28576719000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 30031723000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1447540500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1447540500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1447540500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1447540500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.285714 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.285714 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383711 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383711 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.011063 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.011063 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.249571 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.249571 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.011063 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.278809 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.141070 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.011063 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.278809 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.141070 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 45166.666667 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 45166.666667 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80003.527586 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80003.527586 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89001.957426 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 89001.957426 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70691.805706 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70691.805706 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 89001.957426 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73485.049296 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 74111.046675 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 89001.957426 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73485.049296 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74111.046675 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208880.303030 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 208880.303030 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87448.831028 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87448.831028 # average overall mshr uncacheable latency +system.cpu.toL2Bus.snoop_filter.tot_requests 5743946 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2871549 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1963 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 999 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 999 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.cpu.toL2Bus.trans_dist::ReadReq 6930 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2574859 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 9621 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 9621 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackDirty 914412 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 1476241 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 819473 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 20 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 20 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 303930 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 303930 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 1476926 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1091030 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 23 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateReq 241 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4430038 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4217161 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8647199 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 188999168 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142932652 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 331931820 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 340234 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 4923264 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 3228320 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000974 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.031197 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 2575626 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 9623 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 9623 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 914380 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 1477105 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 819494 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 21 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 21 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 304010 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304010 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 1477790 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1090934 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 24 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateReq 242 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4432629 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4217118 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8649747 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 189109696 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142929468 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 332039164 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 340242 # Total snoops (count) +system.cpu.toL2Bus.snoopTraffic 4923392 # Total snoop traffic (bytes) +system.cpu.toL2Bus.snoop_fanout::samples 3229178 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000972 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.031158 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 3225175 99.90% 99.90% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 3145 0.10% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 3226040 99.90% 99.90% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 3138 0.10% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 3228320 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 5198149000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 3229178 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 5199830000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 291883 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 2215530716 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 2216814740 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2103938977 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2103909988 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -985,12 +998,12 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.iobus.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 7103 # Transaction distribution system.iobus.trans_dist::ReadResp 7103 # Transaction distribution -system.iobus.trans_dist::WriteReq 51173 # Transaction distribution -system.iobus.trans_dist::WriteResp 51173 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5098 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 51175 # Transaction distribution +system.iobus.trans_dist::WriteResp 51175 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5102 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1006 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -999,11 +1012,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 1812 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 33102 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 33106 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 116552 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20392 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 116556 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20408 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2717 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1012,50 +1025,50 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 44332 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 44348 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 2705940 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 5405000 # Layer occupancy (ticks) +system.iobus.pkt_size::total 2705956 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 5417000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 800000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 803500 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 10000 # Layer occupancy (ticks) +system.iobus.reqLayer2.occupancy 10500 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 182000 # Layer occupancy (ticks) +system.iobus.reqLayer22.occupancy 180500 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 14495500 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 15637500 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 2305500 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 5973000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 6005000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 90500 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 216181312 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 216245035 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 23481000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 23483000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) system.iobus.respLayer1.occupancy 41946000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.301361 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.299106 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1731952426000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.301361 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.081335 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.081335 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1735874546000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.299106 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.081194 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.081194 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 375525 # Number of tag accesses system.iocache.tags.data_accesses 375525 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses @@ -1064,14 +1077,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21934383 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21934383 # number of ReadReq miss cycles -system.iocache.WriteLineReq_miss_latency::tsunami.ide 4859195929 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 4859195929 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4881130312 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4881130312 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4881130312 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4881130312 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 22024383 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 22024383 # number of ReadReq miss cycles +system.iocache.WriteLineReq_miss_latency::tsunami.ide 4948308652 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 4948308652 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4970333035 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4970333035 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4970333035 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4970333035 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) @@ -1088,19 +1101,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126788.341040 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 126788.341040 # average ReadReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116942.528133 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 116942.528133 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 116983.350797 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 116983.350797 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 116983.350797 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 116983.350797 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 18 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127308.572254 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 127308.572254 # average ReadReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 119087.135445 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 119087.135445 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 119121.223128 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 119121.223128 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 119121.223128 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 119121.223128 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 1402 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 4 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 13 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 4.500000 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 107.846154 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41512 # number of writebacks system.iocache.writebacks::total 41512 # number of writebacks @@ -1112,14 +1125,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13284383 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 13284383 # number of ReadReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2779181979 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 2779181979 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 2792466362 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 2792466362 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 2792466362 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 2792466362 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13374383 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 13374383 # number of ReadReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2868251757 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 2868251757 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 2881626140 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 2881626140 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 2881626140 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 2881626140 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses @@ -1128,75 +1141,75 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76788.341040 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 76788.341040 # average ReadReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66884.433457 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66884.433457 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66925.496992 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 66925.496992 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66925.496992 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 66925.496992 # average overall mshr miss latency -system.membus.snoop_filter.tot_requests 827436 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 381422 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 409 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77308.572254 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 77308.572254 # average ReadReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 69028.007244 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69028.007244 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69062.340084 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 69062.340084 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69062.340084 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 69062.340084 # average overall mshr miss latency +system.membus.snoop_filter.tot_requests 827498 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 381477 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_requests 410 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 6930 # Transaction distribution -system.membus.trans_dist::ReadResp 295668 # Transaction distribution -system.membus.trans_dist::WriteReq 9621 # Transaction distribution -system.membus.trans_dist::WriteResp 9621 # Transaction distribution -system.membus.trans_dist::WritebackDirty 118227 # Transaction distribution -system.membus.trans_dist::CleanEvict 262241 # Transaction distribution -system.membus.trans_dist::UpgradeReq 137 # Transaction distribution -system.membus.trans_dist::UpgradeResp 2 # Transaction distribution -system.membus.trans_dist::ReadExReq 116498 # Transaction distribution -system.membus.trans_dist::ReadExResp 116498 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 288761 # Transaction distribution -system.membus.trans_dist::BadAddressError 23 # Transaction distribution +system.membus.trans_dist::ReadResp 295653 # Transaction distribution +system.membus.trans_dist::WriteReq 9623 # Transaction distribution +system.membus.trans_dist::WriteResp 9623 # Transaction distribution +system.membus.trans_dist::WritebackDirty 118228 # Transaction distribution +system.membus.trans_dist::CleanEvict 262245 # Transaction distribution +system.membus.trans_dist::UpgradeReq 138 # Transaction distribution +system.membus.trans_dist::UpgradeResp 3 # Transaction distribution +system.membus.trans_dist::ReadExReq 116520 # Transaction distribution +system.membus.trans_dist::ReadExResp 116520 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 288747 # Transaction distribution +system.membus.trans_dist::BadAddressError 24 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33102 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1148773 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 46 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1181921 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33106 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1148793 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 48 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1181947 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83425 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 83425 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1265346 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44332 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30816320 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30860652 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1265372 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44348 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30816832 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30861180 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2657728 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2657728 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 33518380 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 433 # Total snoops (count) +system.membus.pkt_size::total 33518908 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 434 # Total snoops (count) system.membus.snoopTraffic 27584 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 463499 # Request fanout histogram -system.membus.snoop_fanout::mean 0.001458 # Request fanout histogram -system.membus.snoop_fanout::stdev 0.038162 # Request fanout histogram +system.membus.snoop_fanout::samples 463510 # Request fanout histogram +system.membus.snoop_fanout::mean 0.001463 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.038218 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 462823 99.85% 99.85% # Request fanout histogram -system.membus.snoop_fanout::1 676 0.15% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 462832 99.85% 99.85% # Request fanout histogram +system.membus.snoop_fanout::1 678 0.15% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 463499 # Request fanout histogram -system.membus.reqLayer0.occupancy 29272500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 463510 # Request fanout histogram +system.membus.reqLayer0.occupancy 30461000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1319341290 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1319556082 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 31000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 30000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 2160301000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2160064000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) system.membus.respLayer2.occupancy 943117 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1228,28 +1241,28 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1889223246000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1893220881500 # Cumulative time (in ticks) in various power states ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/system.terminal b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/system.terminal index 2c979b67f..b49f55c8a 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/system.terminal @@ -24,7 +24,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
memcluster 1, usage 0, start 392, end 16384
freeing pages 1069:16384
reserving pages 1069:1070 -
4096K Bcache detected; load hit latency 30 cycles, load miss latency 255 cycles +
4096K Bcache detected; load hit latency 30 cycles, load miss latency 167 cycles
SMP: 1 CPUs probed -- cpu_present_mask = 1
Built 1 zonelists
Kernel command line: root=/dev/hda1 console=ttyS0 diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini index ac0bee128..7fa651550 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini @@ -25,7 +25,7 @@ kernel_addr_check=true load_addr_mask=1099511627775 load_offset=0 mem_mode=timing -mem_ranges=0:134217727 +mem_ranges=0:134217727:0:0:0:0 memories=system.physmem mmap_using_noreserve=false multi_thread=false @@ -60,7 +60,7 @@ p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null -ranges=8796093022208:18446744073709551615 +ranges=8796093022208:18446744073709551615:0:0:0:0 req_size=16 resp_size=16 master=system.iobus.slave[0] @@ -194,7 +194,7 @@ useIndirect=true [system.cpu0.dcache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=4 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -552,7 +552,7 @@ pipelined=false [system.cpu0.icache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=1 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -733,7 +733,7 @@ useIndirect=true [system.cpu1.dcache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=4 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -1091,7 +1091,7 @@ pipelined=false [system.cpu1.icache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=1 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -1239,7 +1239,7 @@ slave=system.bridge.master system.tsunami.ide.dma system.tsunami.ethernet.dma [system.iocache] type=Cache children=tags -addr_ranges=0:134217727 +addr_ranges=0:134217727:0:0:0:0 assoc=8 clk_domain=system.clk_domain clusivity=mostly_incl @@ -1285,7 +1285,7 @@ size=1024 [system.l2c] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=8 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -1383,27 +1383,27 @@ system=system [system.physmem] type=DRAMCtrl -IDD0=0.075000 +IDD0=0.055000 IDD02=0.000000 -IDD2N=0.050000 +IDD2N=0.032000 IDD2N2=0.000000 IDD2P0=0.000000 IDD2P02=0.000000 -IDD2P1=0.000000 +IDD2P1=0.032000 IDD2P12=0.000000 -IDD3N=0.057000 +IDD3N=0.038000 IDD3N2=0.000000 IDD3P0=0.000000 IDD3P02=0.000000 -IDD3P1=0.000000 +IDD3P1=0.038000 IDD3P12=0.000000 -IDD4R=0.187000 +IDD4R=0.157000 IDD4R2=0.000000 -IDD4W=0.165000 +IDD4W=0.125000 IDD4W2=0.000000 -IDD5=0.220000 +IDD5=0.235000 IDD52=0.000000 -IDD6=0.000000 +IDD6=0.020000 IDD62=0.000000 VDD=1.500000 VDD2=0.000000 @@ -1423,6 +1423,7 @@ devices_per_rank=8 dll=true eventq_index=0 in_addr_map=true +kvm_map=true max_accesses_per_row=16 mem_sched_policy=frfcfs min_writes_per_switch=16 @@ -1432,7 +1433,7 @@ p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 page_policy=open_adaptive power_model=Null -range=0:134217727 +range=0:134217727:0:0:0:0 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 @@ -1454,9 +1455,9 @@ tRTW=2500 tWR=15000 tWTR=7500 tXAW=30000 -tXP=0 +tXP=6000 tXPDLL=0 -tXS=0 +tXS=270000 tXSDLL=0 write_buffer_size=64 write_high_thresh_perc=85 diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout index b3e079503..1abbf975c 100755 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout @@ -3,14 +3,14 @@ Redirecting stderr to build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/ts gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 19 2016 12:23:51 -gem5 started Jul 19 2016 12:24:23 -gem5 executing on e108600-lin, pid 39569 +gem5 compiled Oct 11 2016 00:00:58 +gem5 started Oct 13 2016 20:19:46 +gem5 executing on e108600-lin, pid 28085 command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3-dual -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/fs/10.linux-boot/alpha/linux/tsunami-o3-dual Global frequency set at 1000000000000 ticks per second info: kernel located at: /arm/projectscratch/randd/systems/dist/binaries/vmlinux 0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009 info: Entering event queue @ 0. Starting simulation... -info: Launching CPU 1 @ 127844500 -Exiting @ tick 1907672102500 because m5_exit instruction encountered +info: Launching CPU 1 @ 133768500 +Exiting @ tick 1907549438500 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt index dfe837c06..2752814bd 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt @@ -1,125 +1,125 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.906534 # Number of seconds simulated -sim_ticks 1906533530000 # Number of ticks simulated -final_tick 1906533530000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.907549 # Number of seconds simulated +sim_ticks 1907549438500 # Number of ticks simulated +final_tick 1907549438500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 134861 # Simulator instruction rate (inst/s) -host_op_rate 134861 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 4533949866 # Simulator tick rate (ticks/s) -host_mem_usage 343876 # Number of bytes of host memory used -host_seconds 420.50 # Real time elapsed on the host -sim_insts 56709432 # Number of instructions simulated -sim_ops 56709432 # Number of ops (including micro ops) simulated +host_inst_rate 120882 # Simulator instruction rate (inst/s) +host_op_rate 120882 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4068519298 # Simulator tick rate (ticks/s) +host_mem_usage 339992 # Number of bytes of host memory used +host_seconds 468.86 # Real time elapsed on the host +sim_insts 56676315 # Number of instructions simulated +sim_ops 56676315 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu0.inst 896192 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24492096 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 81664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 812544 # Number of bytes read from this memory +system.physmem.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.physmem.bytes_read::cpu0.inst 857728 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24440448 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 121088 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 888256 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 26283456 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 896192 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 81664 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 977856 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7904832 # Number of bytes written to this memory -system.physmem.bytes_written::total 7904832 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 14003 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 382689 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1276 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 12696 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 26308480 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 857728 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 121088 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 978816 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7911424 # Number of bytes written to this memory +system.physmem.bytes_written::total 7911424 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 13402 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 381882 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 1892 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 13879 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 410679 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 123513 # Number of write requests responded to by this memory -system.physmem.num_writes::total 123513 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 470064 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12846402 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 42834 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 426189 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 504 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13785992 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 470064 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 42834 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 512897 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4146180 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4146180 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4146180 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 470064 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12846402 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 42834 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 426189 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 504 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17932172 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 410679 # Number of read requests accepted -system.physmem.writeReqs 123513 # Number of write requests accepted -system.physmem.readBursts 410679 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 123513 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 26276352 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 7104 # Total number of bytes read from write queue -system.physmem.bytesWritten 7903488 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 26283456 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7904832 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 111 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 411070 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 123616 # Number of write requests responded to by this memory +system.physmem.num_writes::total 123616 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 449649 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12812485 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 63478 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 465653 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 503 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 13791768 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 449649 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 63478 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 513127 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4147428 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4147428 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4147428 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 449649 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12812485 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 63478 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 465653 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 503 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 17939196 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 411070 # Number of read requests accepted +system.physmem.writeReqs 123616 # Number of write requests accepted +system.physmem.readBursts 411070 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 123616 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 26300288 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 8192 # Total number of bytes read from write queue +system.physmem.bytesWritten 7909696 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 26308480 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7911424 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 128 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 26110 # Per bank write bursts -system.physmem.perBankRdBursts::1 26073 # Per bank write bursts -system.physmem.perBankRdBursts::2 25765 # Per bank write bursts -system.physmem.perBankRdBursts::3 25777 # Per bank write bursts -system.physmem.perBankRdBursts::4 25805 # Per bank write bursts -system.physmem.perBankRdBursts::5 25558 # Per bank write bursts -system.physmem.perBankRdBursts::6 25453 # Per bank write bursts -system.physmem.perBankRdBursts::7 25268 # Per bank write bursts -system.physmem.perBankRdBursts::8 25514 # Per bank write bursts -system.physmem.perBankRdBursts::9 25670 # Per bank write bursts -system.physmem.perBankRdBursts::10 25901 # Per bank write bursts -system.physmem.perBankRdBursts::11 25385 # Per bank write bursts -system.physmem.perBankRdBursts::12 25810 # Per bank write bursts -system.physmem.perBankRdBursts::13 25833 # Per bank write bursts -system.physmem.perBankRdBursts::14 25046 # Per bank write bursts -system.physmem.perBankRdBursts::15 25600 # Per bank write bursts -system.physmem.perBankWrBursts::0 8438 # Per bank write bursts -system.physmem.perBankWrBursts::1 8395 # Per bank write bursts -system.physmem.perBankWrBursts::2 7934 # Per bank write bursts -system.physmem.perBankWrBursts::3 7573 # Per bank write bursts -system.physmem.perBankWrBursts::4 7567 # Per bank write bursts -system.physmem.perBankWrBursts::5 7501 # Per bank write bursts -system.physmem.perBankWrBursts::6 7444 # Per bank write bursts -system.physmem.perBankWrBursts::7 7061 # Per bank write bursts -system.physmem.perBankWrBursts::8 7349 # Per bank write bursts -system.physmem.perBankWrBursts::9 7703 # Per bank write bursts -system.physmem.perBankWrBursts::10 7693 # Per bank write bursts -system.physmem.perBankWrBursts::11 7415 # Per bank write bursts -system.physmem.perBankWrBursts::12 7960 # Per bank write bursts -system.physmem.perBankWrBursts::13 8226 # Per bank write bursts -system.physmem.perBankWrBursts::14 7426 # Per bank write bursts -system.physmem.perBankWrBursts::15 7807 # Per bank write bursts +system.physmem.perBankRdBursts::0 26240 # Per bank write bursts +system.physmem.perBankRdBursts::1 25986 # Per bank write bursts +system.physmem.perBankRdBursts::2 25958 # Per bank write bursts +system.physmem.perBankRdBursts::3 25690 # Per bank write bursts +system.physmem.perBankRdBursts::4 25582 # Per bank write bursts +system.physmem.perBankRdBursts::5 25570 # Per bank write bursts +system.physmem.perBankRdBursts::6 25628 # Per bank write bursts +system.physmem.perBankRdBursts::7 25343 # Per bank write bursts +system.physmem.perBankRdBursts::8 25590 # Per bank write bursts +system.physmem.perBankRdBursts::9 25698 # Per bank write bursts +system.physmem.perBankRdBursts::10 25929 # Per bank write bursts +system.physmem.perBankRdBursts::11 25525 # Per bank write bursts +system.physmem.perBankRdBursts::12 26076 # Per bank write bursts +system.physmem.perBankRdBursts::13 25420 # Per bank write bursts +system.physmem.perBankRdBursts::14 25099 # Per bank write bursts +system.physmem.perBankRdBursts::15 25608 # Per bank write bursts +system.physmem.perBankWrBursts::0 8587 # Per bank write bursts +system.physmem.perBankWrBursts::1 8090 # Per bank write bursts +system.physmem.perBankWrBursts::2 7940 # Per bank write bursts +system.physmem.perBankWrBursts::3 7436 # Per bank write bursts +system.physmem.perBankWrBursts::4 7275 # Per bank write bursts +system.physmem.perBankWrBursts::5 7415 # Per bank write bursts +system.physmem.perBankWrBursts::6 7544 # Per bank write bursts +system.physmem.perBankWrBursts::7 7156 # Per bank write bursts +system.physmem.perBankWrBursts::8 7532 # Per bank write bursts +system.physmem.perBankWrBursts::9 7639 # Per bank write bursts +system.physmem.perBankWrBursts::10 7820 # Per bank write bursts +system.physmem.perBankWrBursts::11 7739 # Per bank write bursts +system.physmem.perBankWrBursts::12 8260 # Per bank write bursts +system.physmem.perBankWrBursts::13 7848 # Per bank write bursts +system.physmem.perBankWrBursts::14 7518 # Per bank write bursts +system.physmem.perBankWrBursts::15 7790 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 24 # Number of times write queue was full causing retry -system.physmem.totGap 1906529083500 # Total gap between requests +system.physmem.numWrRetry 73 # Number of times write queue was full causing retry +system.physmem.totGap 1907545081500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 410679 # Read request sizes (log2) +system.physmem.readPktSize::6 411070 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 123513 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 317651 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 38167 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 29690 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 24938 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 89 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 5 # What read queue length does an incoming req see +system.physmem.writePktSize::6 123616 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 316681 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 38865 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 30168 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 25023 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 157 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 26 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see @@ -159,130 +159,117 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1595 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2892 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 3447 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4536 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6150 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6970 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 8000 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 9213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7568 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 8228 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 9103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 8348 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7491 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7850 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 8309 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 6391 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6719 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 6204 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 301 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 199 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 178 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 121 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 116 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 109 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 149 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 133 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 136 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 164 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 201 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 172 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 159 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 211 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 171 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 206 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 118 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 130 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 140 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 101 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 136 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 124 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 81 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 65 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 38 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 57 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 64501 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 529.911784 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 323.379229 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 416.310744 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 14472 22.44% 22.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 11319 17.55% 39.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5673 8.80% 48.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2735 4.24% 53.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2521 3.91% 56.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1561 2.42% 59.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1592 2.47% 61.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1422 2.20% 64.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 23206 35.98% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 64501 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5582 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 73.544966 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2807.309852 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 5579 99.95% 99.95% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 1506 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2688 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3344 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4408 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5702 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7521 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 8639 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7155 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7738 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 8229 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7919 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7234 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7253 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7173 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7524 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6449 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6711 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 552 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 289 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 317 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 277 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 300 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 340 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 376 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 270 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 283 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 412 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 293 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 245 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 288 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 241 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 201 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 297 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 243 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 360 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 442 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 232 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 187 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 64388 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 531.308940 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 323.701196 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 416.289256 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14473 22.48% 22.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11513 17.88% 40.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5038 7.82% 48.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2819 4.38% 52.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2271 3.53% 56.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1853 2.88% 58.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1969 3.06% 62.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1608 2.50% 64.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 22844 35.48% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 64388 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5502 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 74.686478 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2827.616380 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 5499 99.95% 99.95% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5582 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5582 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 22.123253 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.862531 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 21.587113 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-19 4829 86.51% 86.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-23 142 2.54% 89.05% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-27 15 0.27% 89.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-31 29 0.52% 89.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-35 220 3.94% 93.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-39 21 0.38% 94.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-43 13 0.23% 94.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-47 6 0.11% 94.50% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-51 3 0.05% 94.55% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-55 8 0.14% 94.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-59 8 0.14% 94.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-63 7 0.13% 94.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-67 7 0.13% 95.09% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::68-71 3 0.05% 95.15% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-75 1 0.02% 95.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::76-79 1 0.02% 95.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-83 21 0.38% 95.56% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::84-87 2 0.04% 95.59% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-91 16 0.29% 95.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::92-95 1 0.02% 95.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-99 179 3.21% 99.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::100-103 2 0.04% 99.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::108-111 1 0.02% 99.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-115 3 0.05% 99.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::116-119 2 0.04% 99.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-123 1 0.02% 99.27% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::124-127 1 0.02% 99.28% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-131 5 0.09% 99.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::132-135 1 0.02% 99.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-147 1 0.02% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::148-151 1 0.02% 99.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-155 1 0.02% 99.44% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::156-159 2 0.04% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::172-175 6 0.11% 99.59% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-187 3 0.05% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::188-191 1 0.02% 99.66% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-195 2 0.04% 99.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::196-199 2 0.04% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::212-215 1 0.02% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::216-219 1 0.02% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-227 13 0.23% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5582 # Writes before turning the bus around for reads -system.physmem.totQLat 4047296750 # Total ticks spent queuing -system.physmem.totMemAccLat 11745446750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2052840000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9857.80 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5502 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5502 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.462559 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.761271 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 24.372868 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-23 4982 90.55% 90.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-31 39 0.71% 91.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-39 171 3.11% 94.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-47 6 0.11% 94.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-55 5 0.09% 94.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-63 13 0.24% 94.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-71 3 0.05% 94.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-79 6 0.11% 94.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-87 29 0.53% 95.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-95 6 0.11% 95.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-103 149 2.71% 98.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-111 8 0.15% 98.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-119 14 0.25% 98.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-127 3 0.05% 98.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-135 12 0.22% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-143 2 0.04% 99.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-151 1 0.02% 99.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::152-159 1 0.02% 99.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::168-175 2 0.04% 99.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-183 11 0.20% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::184-191 6 0.11% 99.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-199 14 0.25% 99.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::200-207 3 0.05% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-215 1 0.02% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::216-223 8 0.15% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-231 5 0.09% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-263 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::264-271 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5502 # Writes before turning the bus around for reads +system.physmem.totQLat 8174654750 # Total ticks spent queuing +system.physmem.totMemAccLat 15879817250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2054710000 # Total ticks spent in databus transfers +system.physmem.avgQLat 19892.48 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28607.80 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 13.78 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 38642.48 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 13.79 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 4.15 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 13.79 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 4.15 # Average system write bandwidth in MiByte/s @@ -290,78 +277,88 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 0.14 # Data bus utilization in percentage system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 2.26 # Average read queue length when enqueuing -system.physmem.avgWrQLen 26.95 # Average write queue length when enqueuing -system.physmem.readRowHits 369870 # Number of row buffer hits during reads -system.physmem.writeRowHits 99689 # Number of row buffer hits during writes -system.physmem.readRowHitRate 90.09 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 80.71 # Row buffer hit rate for writes -system.physmem.avgGap 3568995.95 # Average gap between requests -system.physmem.pageHitRate 87.92 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 245828520 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 134132625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1605310200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 401196240 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 124525493040 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 58054066515 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1092995561250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1277961588390 # Total energy per rank (pJ) -system.physmem_0.averagePower 670.306343 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1818124535500 # Time in different power states -system.physmem_0.memoryStateTime::REF 63663080000 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 24745773250 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 241799040 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 131934000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1597120200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 399031920 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 124525493040 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 57215830500 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1093730864250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1277842072950 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.243651 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1819353589250 # Time in different power states -system.physmem_1.memoryStateTime::REF 63663080000 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 23516733250 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu0.branchPred.lookups 16961800 # Number of BP lookups -system.cpu0.branchPred.condPredicted 14485891 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 473040 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 10754552 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 4802971 # Number of BTB hits +system.physmem.avgRdQLen 2.34 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.44 # Average write queue length when enqueuing +system.physmem.readRowHits 370634 # Number of row buffer hits during reads +system.physmem.writeRowHits 99508 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.19 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 80.50 # Row buffer hit rate for writes +system.physmem.avgGap 3567598.71 # Average gap between requests +system.physmem.pageHitRate 87.95 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 229108320 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 121773960 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1470818580 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 320732460 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3850104960.000001 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 4304249550 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 244489440 # Energy for precharge background per rank (pJ) +system.physmem_0.actPowerDownEnergy 8392475940 # Energy for active power-down per rank (pJ) +system.physmem_0.prePowerDownEnergy 4645539360 # Energy for precharge power-down per rank (pJ) +system.physmem_0.selfRefreshEnergy 448697608680 # Energy for self refresh per rank (pJ) +system.physmem_0.totalEnergy 472278008880 # Total energy per rank (pJ) +system.physmem_0.averagePower 247.583627 # Core power per rank (mW) +system.physmem_0.totalIdleTime 1897458465500 # Total Idle time Per DRAM Rank +system.physmem_0.memoryStateTime::IDLE 385946750 # Time in different power states +system.physmem_0.memoryStateTime::REF 1635552000 # Time in different power states +system.physmem_0.memoryStateTime::SREF 1866968885000 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 12097849250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 8056520750 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 18404684750 # Time in different power states +system.physmem_1.actEnergy 230629140 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 122578500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1463307300 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 324402120 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3763440720.000001 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 4252821870 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 240122400 # Energy for precharge background per rank (pJ) +system.physmem_1.actPowerDownEnergy 8356841250 # Energy for active power-down per rank (pJ) +system.physmem_1.prePowerDownEnergy 4387202880 # Energy for precharge power-down per rank (pJ) +system.physmem_1.selfRefreshEnergy 448891199505 # Energy for self refresh per rank (pJ) +system.physmem_1.totalEnergy 472033988085 # Total energy per rank (pJ) +system.physmem_1.averagePower 247.455703 # Core power per rank (mW) +system.physmem_1.totalIdleTime 1897589722250 # Total Idle time Per DRAM Rank +system.physmem_1.memoryStateTime::IDLE 380622500 # Time in different power states +system.physmem_1.memoryStateTime::REF 1598754000 # Time in different power states +system.physmem_1.memoryStateTime::SREF 1867843123750 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 11424948500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 7975953750 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 18326036000 # Time in different power states +system.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu0.branchPred.lookups 16746871 # Number of BP lookups +system.cpu0.branchPred.condPredicted 14324468 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 462281 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 10727156 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 4756454 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 44.659889 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 946597 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 35405 # Number of incorrect RAS predictions. -system.cpu0.branchPred.indirectLookups 5065158 # Number of indirect predictor lookups. -system.cpu0.branchPred.indirectHits 501808 # Number of indirect target hits. -system.cpu0.branchPred.indirectMisses 4563350 # Number of indirect misses. -system.cpu0.branchPredindirectMispredicted 210940 # Number of mispredicted indirect branches. +system.cpu0.branchPred.BTBHitPct 44.340308 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 926491 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 34071 # Number of incorrect RAS predictions. +system.cpu0.branchPred.indirectLookups 5119287 # Number of indirect predictor lookups. +system.cpu0.branchPred.indirectHits 497756 # Number of indirect target hits. +system.cpu0.branchPred.indirectMisses 4621531 # Number of indirect misses. +system.cpu0.branchPredindirectMispredicted 206577 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 9542415 # DTB read hits -system.cpu0.dtb.read_misses 34570 # DTB read misses -system.cpu0.dtb.read_acv 614 # DTB read access violations -system.cpu0.dtb.read_accesses 570502 # DTB read accesses -system.cpu0.dtb.write_hits 5776455 # DTB write hits -system.cpu0.dtb.write_misses 8473 # DTB write misses -system.cpu0.dtb.write_acv 390 # DTB write access violations -system.cpu0.dtb.write_accesses 186760 # DTB write accesses -system.cpu0.dtb.data_hits 15318870 # DTB hits -system.cpu0.dtb.data_misses 43043 # DTB misses -system.cpu0.dtb.data_acv 1004 # DTB access violations -system.cpu0.dtb.data_accesses 757262 # DTB accesses -system.cpu0.itb.fetch_hits 1323023 # ITB hits -system.cpu0.itb.fetch_misses 7096 # ITB misses -system.cpu0.itb.fetch_acv 610 # ITB acv -system.cpu0.itb.fetch_accesses 1330119 # ITB accesses +system.cpu0.dtb.read_hits 9412979 # DTB read hits +system.cpu0.dtb.read_misses 34328 # DTB read misses +system.cpu0.dtb.read_acv 621 # DTB read access violations +system.cpu0.dtb.read_accesses 567042 # DTB read accesses +system.cpu0.dtb.write_hits 5709982 # DTB write hits +system.cpu0.dtb.write_misses 8326 # DTB write misses +system.cpu0.dtb.write_acv 453 # DTB write access violations +system.cpu0.dtb.write_accesses 184750 # DTB write accesses +system.cpu0.dtb.data_hits 15122961 # DTB hits +system.cpu0.dtb.data_misses 42654 # DTB misses +system.cpu0.dtb.data_acv 1074 # DTB access violations +system.cpu0.dtb.data_accesses 751792 # DTB accesses +system.cpu0.itb.fetch_hits 1307701 # ITB hits +system.cpu0.itb.fetch_misses 6903 # ITB misses +system.cpu0.itb.fetch_acv 605 # ITB acv +system.cpu0.itb.fetch_accesses 1314604 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -374,606 +371,604 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numPwrStateTransitions 13007 # Number of power state transitions -system.cpu0.pwrStateClkGateDist::samples 6504 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::mean 284289977.091175 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::stdev 440390387.503353 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::underflows 1 0.02% 0.02% # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::1000-5e+10 6503 99.98% 100.00% # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state +system.cpu0.numPwrStateTransitions 12949 # Number of power state transitions +system.cpu0.pwrStateClkGateDist::samples 6475 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::mean 285376318.378378 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::stdev 440714536.369915 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::1000-5e+10 6475 100.00% 100.00% # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::min_value 79500 # Distribution of time spent in the clock gated state system.cpu0.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::total 6504 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateResidencyTicks::ON 57511518999 # Cumulative time (in ticks) in various power states -system.cpu0.pwrStateResidencyTicks::CLK_GATED 1849022011001 # Cumulative time (in ticks) in various power states -system.cpu0.numCycles 115029541 # number of cpu cycles simulated +system.cpu0.pwrStateClkGateDist::total 6475 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateResidencyTicks::ON 59737777000 # Cumulative time (in ticks) in various power states +system.cpu0.pwrStateResidencyTicks::CLK_GATED 1847811661500 # Cumulative time (in ticks) in various power states +system.cpu0.numCycles 119482029 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 26105514 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 74391279 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 16961800 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 6251376 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 82220028 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1360432 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 20 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.MiscStallCycles 28534 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 140847 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 424678 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 286 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 8564382 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 320281 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 109600123 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.678752 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.000671 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 25760123 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 73391497 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 16746871 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 6180701 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 86881424 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1333696 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 1 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.MiscStallCycles 31404 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 137910 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 424032 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 391 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 8451225 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 316387 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 113902133 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.644338 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 1.954525 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 95795479 87.40% 87.40% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 897061 0.82% 88.22% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1880834 1.72% 89.94% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 785387 0.72% 90.66% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 2637004 2.41% 93.06% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 588358 0.54% 93.60% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 697546 0.64% 94.23% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 846325 0.77% 95.01% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 5472129 4.99% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 100270966 88.03% 88.03% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 886228 0.78% 88.81% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1867927 1.64% 90.45% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 772028 0.68% 91.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 2612142 2.29% 93.42% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 579506 0.51% 93.93% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 682297 0.60% 94.53% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 834861 0.73% 95.26% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 5396178 4.74% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 109600123 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.147456 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.646715 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 20981522 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 77286866 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 8861450 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 1818601 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 651683 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 621495 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 29133 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 64563390 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 88112 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 651683 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 21851256 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 51776932 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 17156942 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 9742291 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 8421017 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 62086646 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 197170 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 2004328 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LQFullEvents 218757 # Number of times rename has blocked due to LQ full -system.cpu0.rename.SQFullEvents 4545100 # Number of times rename has blocked due to SQ full -system.cpu0.rename.RenamedOperands 41879351 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 74952395 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 74819888 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 123702 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 34134806 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 7744545 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1440211 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 234687 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 12404512 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 9945616 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 6151141 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1474462 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 959878 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 54892526 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1879962 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 53219239 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 73531 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 9606336 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 4159079 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 1308684 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 109600123 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.485576 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.229164 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 113902133 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.140162 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.614247 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 20705856 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 82013409 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 8738075 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 1805880 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 638912 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 611998 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 28528 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 63750944 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 85334 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 638912 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 21566893 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 55682864 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 17571842 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 9616135 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 8825485 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 61313705 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 198555 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 2000786 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LQFullEvents 244905 # Number of times rename has blocked due to LQ full +system.cpu0.rename.SQFullEvents 4945993 # Number of times rename has blocked due to SQ full +system.cpu0.rename.RenamedOperands 41348673 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 74029068 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 73897769 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 122571 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 33810397 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 7538276 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 1420468 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 230583 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 12282803 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 9801073 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6065767 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1438850 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 936003 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 54214575 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1853218 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 52616152 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 74253 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 9353064 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 4027640 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 1289091 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 113902133 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.461942 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.202978 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 87964311 80.26% 80.26% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 9240201 8.43% 88.69% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3866881 3.53% 92.22% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2775272 2.53% 94.75% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2892547 2.64% 97.39% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1421694 1.30% 98.69% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 953270 0.87% 99.56% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 366394 0.33% 99.89% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 119553 0.11% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 92500805 81.21% 81.21% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 9147500 8.03% 89.24% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3821730 3.36% 92.60% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2743420 2.41% 95.01% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2859412 2.51% 97.52% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1408857 1.24% 98.75% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 945269 0.83% 99.58% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 359735 0.32% 99.90% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 115405 0.10% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 109600123 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 113902133 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 170160 16.71% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 1 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 16.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 520319 51.11% 67.82% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 327644 32.18% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 168885 16.84% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 16.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 512937 51.15% 67.99% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 321005 32.01% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 2537 0.00% 0.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 36500931 68.59% 68.59% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 56437 0.11% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 25510 0.05% 68.74% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.74% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.74% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.74% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 1267 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.75% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9976302 18.75% 87.49% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5867670 11.03% 98.52% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 788585 1.48% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 36110587 68.63% 68.64% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 55774 0.11% 68.74% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 25398 0.05% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 1267 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9844131 18.71% 87.50% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5797742 11.02% 98.52% # Type of FU issued +system.cpu0.iq.FU_type_0::IprAccess 778716 1.48% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 53219239 # Type of FU issued -system.cpu0.iq.rate 0.462657 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 1018124 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.019131 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 216556534 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 66119650 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 51474452 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 573722 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 277081 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 260310 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 53925009 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 309817 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 608784 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 52616152 # Type of FU issued +system.cpu0.iq.rate 0.440369 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 1002827 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.019059 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 219643662 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 65164078 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 50897823 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 567855 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 274599 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 257683 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 53309936 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 306506 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 606515 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1996070 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 4265 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 18313 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 688901 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1936563 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 4258 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 18275 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 663361 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 18448 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 363376 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 18355 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 359900 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 651683 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 48679015 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 759858 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 60350483 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 162315 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 9945616 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 6151141 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 1664805 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 40490 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 518912 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 18313 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 186521 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 513145 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 699666 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 52530190 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 9602772 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 689049 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 638912 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 52175649 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 1047801 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 59607584 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 159494 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 9801073 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6065767 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 1641866 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 39898 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 807337 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 18275 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 179860 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 504304 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 684164 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 51934418 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 9472740 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 681734 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 3577995 # number of nop insts executed -system.cpu0.iew.exec_refs 15404618 # number of memory reference insts executed -system.cpu0.iew.exec_branches 8349417 # Number of branches executed -system.cpu0.iew.exec_stores 5801846 # Number of stores executed -system.cpu0.iew.exec_rate 0.456667 # Inst execution rate -system.cpu0.iew.wb_sent 51922146 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 51734762 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 26504573 # num instructions producing a value -system.cpu0.iew.wb_consumers 36648490 # num instructions consuming a value -system.cpu0.iew.wb_rate 0.449752 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.723211 # average fanout of values written-back -system.cpu0.commit.commitSquashedInsts 10116425 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 571278 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 623596 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 107842796 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.464314 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.394503 # Number of insts commited each cycle +system.cpu0.iew.exec_nop 3539791 # number of nop insts executed +system.cpu0.iew.exec_refs 15207952 # number of memory reference insts executed +system.cpu0.iew.exec_branches 8258466 # Number of branches executed +system.cpu0.iew.exec_stores 5735212 # Number of stores executed +system.cpu0.iew.exec_rate 0.434663 # Inst execution rate +system.cpu0.iew.wb_sent 51337506 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 51155506 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 26224773 # num instructions producing a value +system.cpu0.iew.wb_consumers 36250862 # num instructions consuming a value +system.cpu0.iew.wb_rate 0.428144 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.723425 # average fanout of values written-back +system.cpu0.commit.commitSquashedInsts 9849450 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 564127 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 611071 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 112190301 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.442089 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.364280 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 90117032 83.56% 83.56% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7061240 6.55% 90.11% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 3809100 3.53% 93.64% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 2021336 1.87% 95.52% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1578999 1.46% 96.98% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 575276 0.53% 97.52% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 421394 0.39% 97.91% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 458654 0.43% 98.33% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1799765 1.67% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 94635636 84.35% 84.35% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 6985533 6.23% 90.58% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 3776917 3.37% 93.95% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 2005568 1.79% 95.73% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1565673 1.40% 97.13% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 565948 0.50% 97.63% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 418764 0.37% 98.01% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 453132 0.40% 98.41% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1783130 1.59% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 107842796 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 50072886 # Number of instructions committed -system.cpu0.commit.committedOps 50072886 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 112190301 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 49598051 # Number of instructions committed +system.cpu0.commit.committedOps 49598051 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 13411786 # Number of memory references committed -system.cpu0.commit.loads 7949546 # Number of loads committed -system.cpu0.commit.membars 194670 # Number of memory barriers committed -system.cpu0.commit.branches 7579863 # Number of branches committed -system.cpu0.commit.fp_insts 251347 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 46348996 # Number of committed integer instructions. -system.cpu0.commit.function_calls 640938 # Number of function calls committed. -system.cpu0.commit.op_class_0::No_OpClass 2909270 5.81% 5.81% # Class of committed instruction -system.cpu0.commit.op_class_0::IntAlu 32681197 65.27% 71.08% # Class of committed instruction -system.cpu0.commit.op_class_0::IntMult 55117 0.11% 71.19% # Class of committed instruction -system.cpu0.commit.op_class_0::IntDiv 0 0.00% 71.19% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatAdd 25038 0.05% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatMult 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatDiv 1267 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMult 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdShift 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 71.24% # Class of committed instruction -system.cpu0.commit.op_class_0::MemRead 8144216 16.26% 87.50% # Class of committed instruction -system.cpu0.commit.op_class_0::MemWrite 5468196 10.92% 98.43% # Class of committed instruction -system.cpu0.commit.op_class_0::IprAccess 788585 1.57% 100.00% # Class of committed instruction +system.cpu0.commit.refs 13266916 # Number of memory references committed +system.cpu0.commit.loads 7864510 # Number of loads committed +system.cpu0.commit.membars 192309 # Number of memory barriers committed +system.cpu0.commit.branches 7509354 # Number of branches committed +system.cpu0.commit.fp_insts 248727 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 45907115 # Number of committed integer instructions. +system.cpu0.commit.function_calls 632192 # Number of function calls committed. +system.cpu0.commit.op_class_0::No_OpClass 2885858 5.82% 5.82% # Class of committed instruction +system.cpu0.commit.op_class_0::IntAlu 32387672 65.30% 71.12% # Class of committed instruction +system.cpu0.commit.op_class_0::IntMult 54445 0.11% 71.23% # Class of committed instruction +system.cpu0.commit.op_class_0::IntDiv 0 0.00% 71.23% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatAdd 24929 0.05% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatMult 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatDiv 1267 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdMult 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdShift 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 71.28% # Class of committed instruction +system.cpu0.commit.op_class_0::MemRead 8056819 16.24% 87.53% # Class of committed instruction +system.cpu0.commit.op_class_0::MemWrite 5408346 10.90% 98.43% # Class of committed instruction +system.cpu0.commit.op_class_0::IprAccess 778715 1.57% 100.00% # Class of committed instruction system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu0.commit.op_class_0::total 50072886 # Class of committed instruction -system.cpu0.commit.bw_lim_events 1799765 # number cycles where commit BW limit reached -system.cpu0.rob.rob_reads 166055766 # The number of ROB reads -system.cpu0.rob.rob_writes 122136916 # The number of ROB writes -system.cpu0.timesIdled 488999 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 5429418 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 3697477415 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 47166151 # Number of Instructions Simulated -system.cpu0.committedOps 47166151 # Number of Ops (including micro ops) Simulated -system.cpu0.cpi 2.438816 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.438816 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.410035 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.410035 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 68768616 # number of integer regfile reads -system.cpu0.int_regfile_writes 37693548 # number of integer regfile writes -system.cpu0.fp_regfile_reads 122704 # number of floating regfile reads -system.cpu0.fp_regfile_writes 131478 # number of floating regfile writes -system.cpu0.misc_regfile_reads 1676808 # number of misc regfile reads -system.cpu0.misc_regfile_writes 792469 # number of misc regfile writes -system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.tags.replacements 1260860 # number of replacements -system.cpu0.dcache.tags.tagsinuse 506.428743 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 10814422 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1261290 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 8.574096 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 26822500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 506.428743 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.989119 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.989119 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 430 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 412 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::3 18 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 0.839844 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 57625075 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 57625075 # Number of data accesses -system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.ReadReq_hits::cpu0.data 6881291 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6881291 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3568585 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3568585 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 177059 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 177059 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 182551 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 182551 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10449876 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 10449876 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10449876 # number of overall hits -system.cpu0.dcache.overall_hits::total 10449876 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1562512 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1562512 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1693924 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1693924 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20209 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 20209 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2828 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 2828 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3256436 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3256436 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 3256436 # number of overall misses -system.cpu0.dcache.overall_misses::total 3256436 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 38980676000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 38980676000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 74553561151 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 74553561151 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 291267500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 291267500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 15945500 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 15945500 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 113534237151 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 113534237151 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 113534237151 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 113534237151 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 8443803 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 8443803 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5262509 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5262509 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 197268 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 197268 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 185379 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 185379 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 13706312 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 13706312 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 13706312 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 13706312 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.185048 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.185048 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.321885 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.321885 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.102444 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.102444 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.015255 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.015255 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.237587 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.237587 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.237587 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.237587 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 24947.441044 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 24947.441044 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44012.341257 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 44012.341257 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14412.761641 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14412.761641 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5638.437058 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5638.437058 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34864.568857 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 34864.568857 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34864.568857 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 34864.568857 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 4192146 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 2471 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 109181 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 83 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 38.396296 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 29.771084 # average number of cycles each access was blocked -system.cpu0.dcache.writebacks::writebacks 743371 # number of writebacks -system.cpu0.dcache.writebacks::total 743371 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 555767 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 555767 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1440437 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1440437 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 5460 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 5460 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1996204 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1996204 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1996204 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1996204 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1006745 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 1006745 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 253487 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 253487 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 14749 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 14749 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2828 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 2828 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1260232 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1260232 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1260232 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1260232 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 7013 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.ReadReq_mshr_uncacheable::total 7013 # number of ReadReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 10003 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.WriteReq_mshr_uncacheable::total 10003 # number of WriteReq MSHR uncacheable -system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 17016 # number of overall MSHR uncacheable misses -system.cpu0.dcache.overall_mshr_uncacheable_misses::total 17016 # number of overall MSHR uncacheable misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 29619600000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 29619600000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 11703772725 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11703772725 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 170858500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 170858500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 13117500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 13117500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 41323372725 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 41323372725 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 41323372725 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 41323372725 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1563340000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1563340000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1563340000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1563340000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.119229 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.119229 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.048168 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.048168 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.074766 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.074766 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.015255 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.015255 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.091945 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.091945 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.091945 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.091945 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 29421.154314 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29421.154314 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 46171.096447 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46171.096447 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11584.412503 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11584.412503 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4638.437058 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4638.437058 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32790.289982 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32790.289982 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32790.289982 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32790.289982 # average overall mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222920.290888 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222920.290888 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 91874.706159 # average overall mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 91874.706159 # average overall mshr uncacheable latency -system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.tags.replacements 908505 # number of replacements -system.cpu0.icache.tags.tagsinuse 509.512047 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 7601055 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 909016 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 8.361850 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 28452405500 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.512047 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.995141 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.995141 # Average percentage of cache occupancy +system.cpu0.commit.op_class_0::total 49598051 # Class of committed instruction +system.cpu0.commit.bw_lim_events 1783130 # number cycles where commit BW limit reached +system.cpu0.rob.rob_reads 169680194 # The number of ROB reads +system.cpu0.rob.rob_writes 120607262 # The number of ROB writes +system.cpu0.timesIdled 481372 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 5579896 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 3694980588 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 46714728 # Number of Instructions Simulated +system.cpu0.committedOps 46714728 # Number of Ops (including micro ops) Simulated +system.cpu0.cpi 2.557695 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.557695 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.390977 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.390977 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 68002622 # number of integer regfile reads +system.cpu0.int_regfile_writes 37262146 # number of integer regfile writes +system.cpu0.fp_regfile_reads 121389 # number of floating regfile reads +system.cpu0.fp_regfile_writes 130195 # number of floating regfile writes +system.cpu0.misc_regfile_reads 1657828 # number of misc regfile reads +system.cpu0.misc_regfile_writes 782201 # number of misc regfile writes +system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu0.dcache.tags.replacements 1253317 # number of replacements +system.cpu0.dcache.tags.tagsinuse 506.016530 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 10648438 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1253753 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 8.493250 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 28164500 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 506.016530 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.988314 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.988314 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 436 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 414 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::3 22 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.851562 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 56881554 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 56881554 # Number of data accesses +system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu0.dcache.ReadReq_hits::cpu0.data 6768789 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6768789 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3521179 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3521179 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 174329 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 174329 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 179913 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 179913 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10289968 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10289968 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10289968 # number of overall hits +system.cpu0.dcache.overall_hits::total 10289968 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1553170 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1553170 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1684058 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1684058 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20354 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 20354 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 3039 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 3039 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 3237228 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3237228 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 3237228 # number of overall misses +system.cpu0.dcache.overall_misses::total 3237228 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 41477053500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 41477053500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 85173031211 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 85173031211 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 394024000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 394024000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 17098500 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 17098500 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 126650084711 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 126650084711 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 126650084711 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 126650084711 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 8321959 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8321959 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5205237 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5205237 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 194683 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 194683 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 182952 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 182952 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13527196 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 13527196 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13527196 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 13527196 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.186635 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.186635 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.323531 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.323531 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.104549 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.104549 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.016611 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.016611 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.239313 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.239313 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.239313 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.239313 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26704.773785 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 26704.773785 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50576.067577 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 50576.067577 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 19358.553601 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19358.553601 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5626.357354 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5626.357354 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39123.004222 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 39123.004222 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 39123.004222 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 39123.004222 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 4484825 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 6096 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 108156 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 130 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 41.466262 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 46.892308 # average number of cycles each access was blocked +system.cpu0.dcache.writebacks::writebacks 737739 # number of writebacks +system.cpu0.dcache.writebacks::total 737739 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 551343 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 551343 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1432280 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1432280 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 5686 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 5686 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1983623 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1983623 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1983623 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1983623 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1001827 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 1001827 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 251778 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 251778 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 14668 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 14668 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 3039 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 3039 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1253605 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1253605 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1253605 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1253605 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 6977 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.ReadReq_mshr_uncacheable::total 6977 # number of ReadReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 9906 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.WriteReq_mshr_uncacheable::total 9906 # number of WriteReq MSHR uncacheable +system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 16883 # number of overall MSHR uncacheable misses +system.cpu0.dcache.overall_mshr_uncacheable_misses::total 16883 # number of overall MSHR uncacheable misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 31605979000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 31605979000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 13230681248 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 13230681248 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 170838000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 170838000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 14059500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 14059500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 44836660248 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 44836660248 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 44836660248 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 44836660248 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1556905500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1556905500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1556905500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1556905500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.120384 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.120384 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.048370 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.048370 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.075343 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.075343 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.016611 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.016611 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.092673 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.092673 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.092673 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.092673 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 31548.340182 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31548.340182 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52548.996529 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52548.996529 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11646.986638 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11646.986638 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4626.357354 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4626.357354 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 35766.178539 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35766.178539 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 35766.178539 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35766.178539 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 223148.272897 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223148.272897 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 92217.348812 # average overall mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 92217.348812 # average overall mshr uncacheable latency +system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu0.icache.tags.replacements 894430 # number of replacements +system.cpu0.icache.tags.tagsinuse 509.352767 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 7502081 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 894941 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 8.382766 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 30333693500 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.352767 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994830 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.994830 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 498 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 501 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 9473645 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 9473645 # Number of data accesses -system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.ReadReq_hits::cpu0.inst 7601055 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 7601055 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 7601055 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 7601055 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 7601055 # number of overall hits -system.cpu0.icache.overall_hits::total 7601055 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 963326 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 963326 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 963326 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 963326 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 963326 # number of overall misses -system.cpu0.icache.overall_misses::total 963326 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13819823495 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 13819823495 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 13819823495 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 13819823495 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 13819823495 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 13819823495 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 8564381 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 8564381 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 8564381 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 8564381 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 8564381 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 8564381 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.112481 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.112481 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.112481 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.112481 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.112481 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.112481 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14345.946746 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14345.946746 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14345.946746 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14345.946746 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14345.946746 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14345.946746 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 6257 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 9346457 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 9346457 # Number of data accesses +system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu0.icache.ReadReq_hits::cpu0.inst 7502081 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 7502081 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 7502081 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 7502081 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 7502081 # number of overall hits +system.cpu0.icache.overall_hits::total 7502081 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 949140 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 949140 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 949140 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 949140 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 949140 # number of overall misses +system.cpu0.icache.overall_misses::total 949140 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13882658989 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 13882658989 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 13882658989 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 13882658989 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 13882658989 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 13882658989 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 8451221 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 8451221 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 8451221 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 8451221 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 8451221 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 8451221 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.112308 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.112308 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.112308 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.112308 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.112308 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.112308 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14626.566143 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14626.566143 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14626.566143 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14626.566143 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14626.566143 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14626.566143 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 6715 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 203 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 267 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 30.822660 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 25.149813 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.icache.writebacks::writebacks 908505 # number of writebacks -system.cpu0.icache.writebacks::total 908505 # number of writebacks -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 54062 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 54062 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 54062 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 54062 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 54062 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 54062 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 909264 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 909264 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 909264 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 909264 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 909264 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 909264 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12278033496 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 12278033496 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12278033496 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 12278033496 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12278033496 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 12278033496 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.106168 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.106168 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.106168 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.106168 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.106168 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.106168 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13503.265824 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13503.265824 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13503.265824 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 13503.265824 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13503.265824 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 13503.265824 # average overall mshr miss latency -system.cpu1.branchPred.lookups 4250134 # Number of BP lookups -system.cpu1.branchPred.condPredicted 3659200 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 108723 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 2354380 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 849662 # Number of BTB hits +system.cpu0.icache.writebacks::writebacks 894430 # number of writebacks +system.cpu0.icache.writebacks::total 894430 # number of writebacks +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 53904 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 53904 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 53904 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 53904 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 53904 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 53904 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 895236 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 895236 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 895236 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 895236 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 895236 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 895236 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12277660991 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 12277660991 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12277660991 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 12277660991 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12277660991 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 12277660991 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.105930 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.105930 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.105930 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13714.440651 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 13714.440651 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 13714.440651 # average overall mshr miss latency +system.cpu1.branchPred.lookups 4438770 # Number of BP lookups +system.cpu1.branchPred.condPredicted 3818546 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 113828 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 2325021 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 880835 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 36.088567 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 217108 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 8204 # Number of incorrect RAS predictions. -system.cpu1.branchPred.indirectLookups 1308734 # Number of indirect predictor lookups. -system.cpu1.branchPred.indirectHits 157441 # Number of indirect target hits. -system.cpu1.branchPred.indirectMisses 1151293 # Number of indirect misses. -system.cpu1.branchPredindirectMispredicted 37897 # Number of mispredicted indirect branches. +system.cpu1.branchPred.BTBHitPct 37.885034 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 228893 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 8586 # Number of incorrect RAS predictions. +system.cpu1.branchPred.indirectLookups 1265295 # Number of indirect predictor lookups. +system.cpu1.branchPred.indirectHits 163281 # Number of indirect target hits. +system.cpu1.branchPred.indirectMisses 1102014 # Number of indirect misses. +system.cpu1.branchPredindirectMispredicted 40695 # Number of mispredicted indirect branches. system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2331871 # DTB read hits -system.cpu1.dtb.read_misses 15400 # DTB read misses -system.cpu1.dtb.read_acv 73 # DTB read access violations -system.cpu1.dtb.read_accesses 429786 # DTB read accesses -system.cpu1.dtb.write_hits 1381774 # DTB write hits -system.cpu1.dtb.write_misses 3743 # DTB write misses -system.cpu1.dtb.write_acv 71 # DTB write access violations -system.cpu1.dtb.write_accesses 161427 # DTB write accesses -system.cpu1.dtb.data_hits 3713645 # DTB hits -system.cpu1.dtb.data_misses 19143 # DTB misses -system.cpu1.dtb.data_acv 144 # DTB access violations -system.cpu1.dtb.data_accesses 591213 # DTB accesses -system.cpu1.itb.fetch_hits 662529 # ITB hits -system.cpu1.itb.fetch_misses 3380 # ITB misses -system.cpu1.itb.fetch_acv 133 # ITB acv -system.cpu1.itb.fetch_accesses 665909 # ITB accesses +system.cpu1.dtb.read_hits 2431495 # DTB read hits +system.cpu1.dtb.read_misses 15697 # DTB read misses +system.cpu1.dtb.read_acv 126 # DTB read access violations +system.cpu1.dtb.read_accesses 432376 # DTB read accesses +system.cpu1.dtb.write_hits 1439190 # DTB write hits +system.cpu1.dtb.write_misses 3913 # DTB write misses +system.cpu1.dtb.write_acv 68 # DTB write access violations +system.cpu1.dtb.write_accesses 163232 # DTB write accesses +system.cpu1.dtb.data_hits 3870685 # DTB hits +system.cpu1.dtb.data_misses 19610 # DTB misses +system.cpu1.dtb.data_acv 194 # DTB access violations +system.cpu1.dtb.data_accesses 595608 # DTB accesses +system.cpu1.itb.fetch_hits 677547 # ITB hits +system.cpu1.itb.fetch_misses 3477 # ITB misses +system.cpu1.itb.fetch_acv 144 # ITB acv +system.cpu1.itb.fetch_accesses 681024 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -986,572 +981,572 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numPwrStateTransitions 4980 # Number of power state transitions -system.cpu1.pwrStateClkGateDist::samples 2490 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::mean 762354971.285141 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::stdev 386526411.344669 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::1000-5e+10 2490 100.00% 100.00% # Distribution of time spent in the clock gated state +system.cpu1.numPwrStateTransitions 5082 # Number of power state transitions +system.cpu1.pwrStateClkGateDist::samples 2541 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::mean 747256549.980323 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::stdev 396382548.008070 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::1000-5e+10 2541 100.00% 100.00% # Distribution of time spent in the clock gated state system.cpu1.pwrStateClkGateDist::min_value 400000 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::max_value 975501000 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::total 2490 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateResidencyTicks::ON 8269651500 # Cumulative time (in ticks) in various power states -system.cpu1.pwrStateResidencyTicks::CLK_GATED 1898263878500 # Cumulative time (in ticks) in various power states -system.cpu1.numCycles 16541794 # number of cpu cycles simulated +system.cpu1.pwrStateClkGateDist::max_value 975495000 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::total 2541 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateResidencyTicks::ON 8770545000 # Cumulative time (in ticks) in various power states +system.cpu1.pwrStateResidencyTicks::CLK_GATED 1898778893500 # Cumulative time (in ticks) in various power states +system.cpu1.numCycles 17543632 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 6749073 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 16895090 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 4250134 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 1224211 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 8698208 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 363130 # Number of cycles fetch has spent squashing -system.cpu1.fetch.MiscStallCycles 26231 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 65753 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 47571 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 39 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 1900929 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 80768 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 15768440 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.071450 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.476995 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 7091057 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 17620667 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 4438770 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 1273009 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 9220507 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 378986 # Number of cycles fetch has spent squashing +system.cpu1.fetch.MiscStallCycles 26066 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 68380 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 52547 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 66 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 1980567 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 84330 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 16648116 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 1.058418 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.465473 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 12797159 81.16% 81.16% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 186632 1.18% 82.34% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 321640 2.04% 84.38% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 225512 1.43% 85.81% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 384419 2.44% 88.25% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 144313 0.92% 89.16% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 169042 1.07% 90.24% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 202635 1.29% 91.52% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 1337088 8.48% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 13552832 81.41% 81.41% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 195919 1.18% 82.58% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 328483 1.97% 84.56% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 235159 1.41% 85.97% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 403136 2.42% 88.39% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 149696 0.90% 89.29% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 175199 1.05% 90.34% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 211449 1.27% 91.61% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 1396243 8.39% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 15768440 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.256933 # Number of branch fetches per cycle -system.cpu1.fetch.rate 1.021358 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 5523877 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 7693314 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 2103455 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 273251 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 174542 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 146034 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 7171 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 13792543 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 22640 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 174542 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 5705734 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 782365 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 5725411 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 2195690 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 1184696 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 13060888 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 4153 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 107025 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LQFullEvents 30497 # Number of times rename has blocked due to LQ full -system.cpu1.rename.SQFullEvents 586772 # Number of times rename has blocked due to SQ full -system.cpu1.rename.RenamedOperands 8670673 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 15585724 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 15521516 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 57730 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 6788049 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 1882616 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 491915 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 50500 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 2201368 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 2434805 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 1482534 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 303562 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 164759 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 11452007 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 560044 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 10991859 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 27120 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 2468765 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 1174488 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 414117 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 15768440 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.697080 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.421678 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 16648116 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.253013 # Number of branch fetches per cycle +system.cpu1.fetch.rate 1.004391 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 5799032 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 8189176 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 2194913 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 283013 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 181981 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 153262 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 7666 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 14395116 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 24052 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 181981 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 5988192 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 920488 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 6008083 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 2289928 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 1259442 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 13629732 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 4042 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 109065 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LQFullEvents 36629 # Number of times rename has blocked due to LQ full +system.cpu1.rename.SQFullEvents 635484 # Number of times rename has blocked due to SQ full +system.cpu1.rename.RenamedOperands 9050413 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 16252880 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 16186853 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 59441 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 7085651 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 1964754 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 511413 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 53676 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 2285701 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 2541438 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 1543271 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 322798 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 171550 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 11950332 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 586300 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 11472464 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 27528 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 2575040 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 1218372 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 432674 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 16648116 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.689115 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.415855 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 11265469 71.44% 71.44% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 1937394 12.29% 83.73% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 827410 5.25% 88.98% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 596936 3.79% 92.76% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 547934 3.47% 96.24% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 289502 1.84% 98.07% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 188780 1.20% 99.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 83209 0.53% 99.80% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 31806 0.20% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 11949949 71.78% 71.78% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 2021085 12.14% 83.92% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 863131 5.18% 89.10% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 621327 3.73% 92.84% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 572760 3.44% 96.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 302852 1.82% 98.10% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 196760 1.18% 99.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 86740 0.52% 99.80% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 33512 0.20% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 15768440 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 16648116 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 32091 10.27% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 10.27% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 173932 55.66% 65.93% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 106485 34.07% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 33628 10.30% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 10.30% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 182347 55.85% 66.15% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 110540 33.85% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 4751 0.04% 0.04% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 6803980 61.90% 61.94% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 16523 0.15% 62.09% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.09% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 13867 0.13% 62.22% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.22% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.22% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.22% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 2375 0.02% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.24% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 2450394 22.29% 84.53% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 1410696 12.83% 97.37% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 289273 2.63% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 7109835 61.97% 62.01% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 17232 0.15% 62.16% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.16% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 14002 0.12% 62.29% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.29% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.29% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.29% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 2375 0.02% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.31% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 2555661 22.28% 84.58% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 1468866 12.80% 97.39% # Type of FU issued +system.cpu1.iq.FU_type_0::IprAccess 299742 2.61% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 10991859 # Type of FU issued -system.cpu1.iq.rate 0.664490 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 312508 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.028431 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 37874505 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 14381418 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 10489971 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 217280 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 104295 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 101356 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 11183979 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 115637 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 113432 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 11472464 # Type of FU issued +system.cpu1.iq.rate 0.653939 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 326515 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.028461 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 39721820 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 15008897 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 10951678 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 225266 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 107813 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 104885 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 11674098 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 120130 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 118360 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 527848 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 1066 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 5067 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 174171 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 553503 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 1124 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 5247 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 178223 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 475 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 99025 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 530 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 100466 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 174542 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 497039 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 226226 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 12632900 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 57966 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 2434805 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 1482534 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 508876 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 6584 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 218362 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 5067 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 44763 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 141821 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 186584 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 10809707 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 2356029 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 182151 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 181981 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 560519 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 287887 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 13187033 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 58459 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 2541438 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 1543271 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 532420 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 6842 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 279702 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 5247 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 45694 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 148663 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 194357 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 11283035 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 2456415 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 189428 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 620849 # number of nop insts executed -system.cpu1.iew.exec_refs 3747857 # number of memory reference insts executed -system.cpu1.iew.exec_branches 1612675 # Number of branches executed -system.cpu1.iew.exec_stores 1391828 # Number of stores executed -system.cpu1.iew.exec_rate 0.653479 # Inst execution rate -system.cpu1.iew.wb_sent 10644010 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 10591327 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 5073681 # num instructions producing a value -system.cpu1.iew.wb_consumers 7144079 # num instructions consuming a value -system.cpu1.iew.wb_rate 0.640277 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.710194 # average fanout of values written-back -system.cpu1.commit.commitSquashedInsts 2479122 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 145927 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 162123 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 15327061 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.652859 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.628724 # Number of insts commited each cycle +system.cpu1.iew.exec_nop 650401 # number of nop insts executed +system.cpu1.iew.exec_refs 3906085 # number of memory reference insts executed +system.cpu1.iew.exec_branches 1687752 # Number of branches executed +system.cpu1.iew.exec_stores 1449670 # Number of stores executed +system.cpu1.iew.exec_rate 0.643141 # Inst execution rate +system.cpu1.iew.wb_sent 11111703 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 11056563 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 5287384 # num instructions producing a value +system.cpu1.iew.wb_consumers 7447136 # num instructions consuming a value +system.cpu1.iew.wb_rate 0.630232 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.709989 # average fanout of values written-back +system.cpu1.commit.commitSquashedInsts 2591726 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 153626 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 169211 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 16186649 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.645421 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.620431 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 11704556 76.37% 76.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 1675096 10.93% 87.29% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 596024 3.89% 91.18% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 370132 2.41% 93.60% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 281840 1.84% 95.44% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 119415 0.78% 96.22% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 109784 0.72% 96.93% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 115974 0.76% 97.69% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 354240 2.31% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 12404611 76.63% 76.63% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 1746252 10.79% 87.42% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 623750 3.85% 91.28% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 386653 2.39% 93.67% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 297145 1.84% 95.50% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 125489 0.78% 96.28% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 112472 0.69% 96.97% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 119580 0.74% 97.71% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 370697 2.29% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 15327061 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 10006417 # Number of instructions committed -system.cpu1.commit.committedOps 10006417 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 16186649 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 10447204 # Number of instructions committed +system.cpu1.commit.committedOps 10447204 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 3215320 # Number of memory references committed -system.cpu1.commit.loads 1906957 # Number of loads committed -system.cpu1.commit.membars 46297 # Number of memory barriers committed -system.cpu1.commit.branches 1432968 # Number of branches committed -system.cpu1.commit.fp_insts 99355 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 9296453 # Number of committed integer instructions. -system.cpu1.commit.function_calls 155642 # Number of function calls committed. -system.cpu1.commit.op_class_0::No_OpClass 467886 4.68% 4.68% # Class of committed instruction -system.cpu1.commit.op_class_0::IntAlu 5954632 59.51% 64.18% # Class of committed instruction -system.cpu1.commit.op_class_0::IntMult 16225 0.16% 64.35% # Class of committed instruction -system.cpu1.commit.op_class_0::IntDiv 0 0.00% 64.35% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatAdd 13860 0.14% 64.48% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 64.48% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 64.48% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatMult 0 0.00% 64.48% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatDiv 2375 0.02% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMult 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShift 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.51% # Class of committed instruction -system.cpu1.commit.op_class_0::MemRead 1953254 19.52% 84.03% # Class of committed instruction -system.cpu1.commit.op_class_0::MemWrite 1308912 13.08% 97.11% # Class of committed instruction -system.cpu1.commit.op_class_0::IprAccess 289273 2.89% 100.00% # Class of committed instruction +system.cpu1.commit.refs 3352983 # Number of memory references committed +system.cpu1.commit.loads 1987935 # Number of loads committed +system.cpu1.commit.membars 48912 # Number of memory barriers committed +system.cpu1.commit.branches 1499265 # Number of branches committed +system.cpu1.commit.fp_insts 102779 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 9704534 # Number of committed integer instructions. +system.cpu1.commit.function_calls 163857 # Number of function calls committed. +system.cpu1.commit.op_class_0::No_OpClass 490367 4.69% 4.69% # Class of committed instruction +system.cpu1.commit.op_class_0::IntAlu 6221313 59.55% 64.24% # Class of committed instruction +system.cpu1.commit.op_class_0::IntMult 16935 0.16% 64.41% # Class of committed instruction +system.cpu1.commit.op_class_0::IntDiv 0 0.00% 64.41% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatAdd 13993 0.13% 64.54% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 64.54% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 64.54% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatMult 0 0.00% 64.54% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatDiv 2375 0.02% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMult 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdShift 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.56% # Class of committed instruction +system.cpu1.commit.op_class_0::MemRead 2036847 19.50% 84.06% # Class of committed instruction +system.cpu1.commit.op_class_0::MemWrite 1365632 13.07% 97.13% # Class of committed instruction +system.cpu1.commit.op_class_0::IprAccess 299742 2.87% 100.00% # Class of committed instruction system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu1.commit.op_class_0::total 10006417 # Class of committed instruction -system.cpu1.commit.bw_lim_events 354240 # number cycles where commit BW limit reached -system.cpu1.rob.rob_reads 27350454 # The number of ROB reads -system.cpu1.rob.rob_writes 25410376 # The number of ROB writes -system.cpu1.timesIdled 127916 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 773354 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 3796525267 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 9543281 # Number of Instructions Simulated -system.cpu1.committedOps 9543281 # Number of Ops (including micro ops) Simulated -system.cpu1.cpi 1.733345 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.733345 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.576919 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.576919 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 13915898 # number of integer regfile reads -system.cpu1.int_regfile_writes 7574327 # number of integer regfile writes -system.cpu1.fp_regfile_reads 57027 # number of floating regfile reads -system.cpu1.fp_regfile_writes 56084 # number of floating regfile writes -system.cpu1.misc_regfile_reads 548336 # number of misc regfile reads -system.cpu1.misc_regfile_writes 233992 # number of misc regfile writes -system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.tags.replacements 125899 # number of replacements -system.cpu1.dcache.tags.tagsinuse 488.643443 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 2930828 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 126411 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 23.184913 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 47496090500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 488.643443 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.954382 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.954382 # Average percentage of cache occupancy +system.cpu1.commit.op_class_0::total 10447204 # Class of committed instruction +system.cpu1.commit.bw_lim_events 370697 # number cycles where commit BW limit reached +system.cpu1.rob.rob_reads 28744557 # The number of ROB reads +system.cpu1.rob.rob_writes 26537349 # The number of ROB writes +system.cpu1.timesIdled 134728 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 895516 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 3797555246 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 9961587 # Number of Instructions Simulated +system.cpu1.committedOps 9961587 # Number of Ops (including micro ops) Simulated +system.cpu1.cpi 1.761128 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.761128 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.567818 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.567818 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 14521823 # number of integer regfile reads +system.cpu1.int_regfile_writes 7909607 # number of integer regfile writes +system.cpu1.fp_regfile_reads 58779 # number of floating regfile reads +system.cpu1.fp_regfile_writes 57835 # number of floating regfile writes +system.cpu1.misc_regfile_reads 571518 # number of misc regfile reads +system.cpu1.misc_regfile_writes 244969 # number of misc regfile writes +system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu1.dcache.tags.replacements 130966 # number of replacements +system.cpu1.dcache.tags.tagsinuse 487.964655 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 3061418 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 131478 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 23.284641 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 49531315500 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 487.964655 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.953056 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.953056 # Average percentage of cache occupancy system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 239 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 225 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 223 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 241 # Occupied blocks per task id system.cpu1.dcache.tags.age_task_id_blocks_1024::2 48 # Occupied blocks per task id system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 13906652 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 13906652 # Number of data accesses -system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.ReadReq_hits::cpu1.data 1865609 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 1865609 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 981966 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 981966 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 38120 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 38120 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 34857 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 34857 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 2847575 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 2847575 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 2847575 # number of overall hits -system.cpu1.dcache.overall_hits::total 2847575 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 231819 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 231819 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 282423 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 282423 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5078 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 5078 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 2912 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 2912 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 514242 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 514242 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 514242 # number of overall misses -system.cpu1.dcache.overall_misses::total 514242 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3027811000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 3027811000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 10676531998 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 10676531998 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 51207500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 51207500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 16199500 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 16199500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 13704342998 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 13704342998 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 13704342998 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 13704342998 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2097428 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2097428 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1264389 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1264389 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 43198 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 43198 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 37769 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 37769 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 3361817 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 3361817 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 3361817 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 3361817 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.110525 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.110525 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.223367 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.223367 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.117552 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.117552 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.077100 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.077100 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.152965 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.152965 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.152965 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.152965 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13061.099392 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 13061.099392 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37803.337540 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 37803.337540 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10084.186688 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10084.186688 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5563.015110 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5563.015110 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26649.598823 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 26649.598823 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26649.598823 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 26649.598823 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 625764 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 300 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 24254 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 19 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 25.800445 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 15.789474 # average number of cycles each access was blocked -system.cpu1.dcache.writebacks::writebacks 81179 # number of writebacks -system.cpu1.dcache.writebacks::total 81179 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 142547 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 142547 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 235954 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 235954 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 779 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 779 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 378501 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 378501 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 378501 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 378501 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 89272 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 89272 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 46469 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 46469 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4299 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4299 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 2912 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 2912 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 135741 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 135741 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 135741 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 135741 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 182 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.ReadReq_mshr_uncacheable::total 182 # number of ReadReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 3016 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.WriteReq_mshr_uncacheable::total 3016 # number of WriteReq MSHR uncacheable -system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3198 # number of overall MSHR uncacheable misses -system.cpu1.dcache.overall_mshr_uncacheable_misses::total 3198 # number of overall MSHR uncacheable misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1142608000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1142608000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1700967690 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1700967690 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 38610000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 38610000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 13287500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 13287500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2843575690 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2843575690 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2843575690 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2843575690 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 35749500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 35749500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 35749500 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 35749500 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.042563 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.042563 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036752 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036752 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.099518 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.099518 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.077100 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.077100 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.040377 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.040377 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.040377 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.040377 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12799.175553 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12799.175553 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36604.353225 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36604.353225 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8981.158409 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8981.158409 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 4563.015110 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 4563.015110 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20948.539424 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20948.539424 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20948.539424 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20948.539424 # average overall mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 196425.824176 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196425.824176 # average ReadReq mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 11178.705441 # average overall mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 11178.705441 # average overall mshr uncacheable latency -system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.tags.replacements 243897 # number of replacements -system.cpu1.icache.tags.tagsinuse 471.203096 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 1645008 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 244406 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 6.730637 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 1879506005500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 471.203096 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.920319 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.920319 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 420 # Occupied blocks per task id -system.cpu1.icache.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 2145410 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 2145410 # Number of data accesses -system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.ReadReq_hits::cpu1.inst 1645008 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 1645008 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 1645008 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 1645008 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 1645008 # number of overall hits -system.cpu1.icache.overall_hits::total 1645008 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 255921 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 255921 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 255921 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 255921 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 255921 # number of overall misses -system.cpu1.icache.overall_misses::total 255921 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3476894499 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 3476894499 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 3476894499 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 3476894499 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 3476894499 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 3476894499 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 1900929 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 1900929 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 1900929 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 1900929 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 1900929 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 1900929 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.134629 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.134629 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.134629 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.134629 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.134629 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.134629 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13585.811633 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13585.811633 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13585.811633 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13585.811633 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13585.811633 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13585.811633 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 470 # number of cycles access was blocked +system.cpu1.dcache.tags.tag_accesses 14512669 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 14512669 # Number of data accesses +system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu1.dcache.ReadReq_hits::cpu1.data 1946433 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 1946433 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1026063 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1026063 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 40785 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 40785 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 37242 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 37242 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 2972496 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 2972496 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 2972496 # number of overall hits +system.cpu1.dcache.overall_hits::total 2972496 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 241711 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 241711 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 292248 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 292248 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5308 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 5308 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3094 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 3094 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 533959 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 533959 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 533959 # number of overall misses +system.cpu1.dcache.overall_misses::total 533959 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3394927000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 3394927000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 12114051455 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 12114051455 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 54394000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 54394000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 17165000 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 17165000 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 15508978455 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 15508978455 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 15508978455 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 15508978455 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 2188144 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 2188144 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1318311 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1318311 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 46093 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 46093 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 40336 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 40336 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 3506455 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 3506455 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 3506455 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 3506455 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.110464 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.110464 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.221684 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.221684 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.115158 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.115158 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.076706 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.076706 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.152279 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.152279 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.152279 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.152279 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14045.397189 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 14045.397189 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41451.272395 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 41451.272395 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10247.550867 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10247.550867 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5547.834518 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5547.834518 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29045.260881 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 29045.260881 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29045.260881 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 29045.260881 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 715753 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 884 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 24925 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 13 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 28.716269 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 68 # average number of cycles each access was blocked +system.cpu1.dcache.writebacks::writebacks 84601 # number of writebacks +system.cpu1.dcache.writebacks::total 84601 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 148639 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 148639 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 243827 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 243827 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 846 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 846 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 392466 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 392466 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 392466 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 392466 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 93072 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 93072 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 48421 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 48421 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4462 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4462 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3093 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 3093 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 141493 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 141493 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 141493 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 141493 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 218 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.ReadReq_mshr_uncacheable::total 218 # number of ReadReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 3153 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.WriteReq_mshr_uncacheable::total 3153 # number of WriteReq MSHR uncacheable +system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3371 # number of overall MSHR uncacheable misses +system.cpu1.dcache.overall_mshr_uncacheable_misses::total 3371 # number of overall MSHR uncacheable misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1262526500 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1262526500 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1947214752 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1947214752 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 40086500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 40086500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 14072000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 14072000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 3209741252 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 3209741252 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 3209741252 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 3209741252 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 41866500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 41866500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 41866500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 41866500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.042535 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.042535 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036730 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036730 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.096804 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.096804 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.076681 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.076681 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.040352 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.040352 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.040352 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.040352 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13565.051788 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13565.051788 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40214.261416 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40214.261416 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8983.975796 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8983.975796 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 4549.628193 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 4549.628193 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22684.805976 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22684.805976 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22684.805976 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22684.805976 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 192048.165138 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 192048.165138 # average ReadReq mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 12419.608425 # average overall mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 12419.608425 # average overall mshr uncacheable latency +system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu1.icache.tags.replacements 256896 # number of replacements +system.cpu1.icache.tags.tagsinuse 470.782709 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 1710963 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 257408 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 6.646891 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 1882016787500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 470.782709 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.919497 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.919497 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 424 # Occupied blocks per task id +system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu1.icache.tags.tag_accesses 2238053 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 2238053 # Number of data accesses +system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.cpu1.icache.ReadReq_hits::cpu1.inst 1710963 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 1710963 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 1710963 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 1710963 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 1710963 # number of overall hits +system.cpu1.icache.overall_hits::total 1710963 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 269604 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 269604 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 269604 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 269604 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 269604 # number of overall misses +system.cpu1.icache.overall_misses::total 269604 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3754413998 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 3754413998 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 3754413998 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 3754413998 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 3754413998 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 3754413998 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 1980567 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 1980567 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 1980567 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 1980567 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 1980567 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 1980567 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.136125 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.136125 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.136125 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.136125 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.136125 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.136125 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13925.661333 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13925.661333 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13925.661333 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13925.661333 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13925.661333 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13925.661333 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 473 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 38 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 42 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 12.368421 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 11.261905 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.icache.writebacks::writebacks 243897 # number of writebacks -system.cpu1.icache.writebacks::total 243897 # number of writebacks -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 11440 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 11440 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 11440 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 11440 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 11440 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 11440 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 244481 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 244481 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 244481 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 244481 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 244481 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 244481 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3131245499 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3131245499 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3131245499 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3131245499 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3131245499 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3131245499 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.128611 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.128611 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.128611 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.128611 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.128611 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.128611 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12807.725341 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12807.725341 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12807.725341 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 12807.725341 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12807.725341 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 12807.725341 # average overall mshr miss latency +system.cpu1.icache.writebacks::writebacks 256896 # number of writebacks +system.cpu1.icache.writebacks::total 256896 # number of writebacks +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 12118 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 12118 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 12118 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 12118 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 12118 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 12118 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 257486 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 257486 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 257486 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 257486 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 257486 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 257486 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3368066498 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 3368066498 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3368066498 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 3368066498 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3368066498 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 3368066498 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.130006 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.130006 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.130006 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13080.581072 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 13080.581072 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 13080.581072 # average overall mshr miss latency system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). @@ -1564,12 +1559,12 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.iobus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 7374 # Transaction distribution system.iobus.trans_dist::ReadResp 7374 # Transaction distribution -system.iobus.trans_dist::WriteReq 54571 # Transaction distribution -system.iobus.trans_dist::WriteResp 54571 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11828 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 54611 # Transaction distribution +system.iobus.trans_dist::WriteResp 54611 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11908 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1010 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -1578,11 +1573,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 1814 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 40428 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 40508 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83462 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83462 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 123890 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 47312 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 123970 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 47632 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2733 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1591,50 +1586,50 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 73538 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 73858 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661656 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::total 2661656 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 2735194 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 12271500 # Layer occupancy (ticks) +system.iobus.pkt_size::total 2735514 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 12353502 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 818000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 824500 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 11000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 10500 # Layer occupancy (ticks) +system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 178500 # Layer occupancy (ticks) +system.iobus.reqLayer22.occupancy 180500 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 14105000 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 13988000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer24.occupancy 2828000 # Layer occupancy (ticks) +system.iobus.reqLayer24.occupancy 2829000 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 6057000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 6060500 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 90500 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 216200796 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 216282007 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 27409000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 27449000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) system.iobus.respLayer1.occupancy 41958000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 41699 # number of replacements -system.iocache.tags.tagsinuse 0.499134 # Cycle average of tags in use +system.iocache.tags.tagsinuse 0.490946 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41715 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1712299837000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 0.499134 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.031196 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.031196 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1714262123000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 0.490946 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.030684 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.030684 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 375579 # Number of tag accesses system.iocache.tags.data_accesses 375579 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::tsunami.ide 179 # number of ReadReq misses system.iocache.ReadReq_misses::total 179 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses @@ -1643,14 +1638,14 @@ system.iocache.demand_misses::tsunami.ide 41731 # n system.iocache.demand_misses::total 41731 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41731 # number of overall misses system.iocache.overall_misses::total 41731 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 22562883 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 22562883 # number of ReadReq miss cycles -system.iocache.WriteLineReq_miss_latency::tsunami.ide 4858746913 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 4858746913 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4881309796 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4881309796 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4881309796 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4881309796 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 22774383 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 22774383 # number of ReadReq miss cycles +system.iocache.WriteLineReq_miss_latency::tsunami.ide 4918988624 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 4918988624 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4941763007 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4941763007 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4941763007 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4941763007 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 179 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 179 # number of ReadReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) @@ -1667,19 +1662,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126049.625698 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 126049.625698 # average ReadReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116931.722011 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 116931.722011 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 116970.832139 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 116970.832139 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 116970.832139 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 116970.832139 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 10 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127231.189944 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 127231.189944 # average ReadReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118381.512899 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 118381.512899 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 118419.472502 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 118419.472502 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 118419.472502 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 118419.472502 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 1165 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 2 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 8 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 5 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 145.625000 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41520 # number of writebacks system.iocache.writebacks::total 41520 # number of writebacks @@ -1691,14 +1686,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41731 system.iocache.demand_mshr_misses::total 41731 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41731 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41731 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13612883 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 13612883 # number of ReadReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2778734565 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 2778734565 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 2792347448 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 2792347448 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 2792347448 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 2792347448 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13824383 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 13824383 # number of ReadReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2838948426 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 2838948426 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 2852772809 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 2852772809 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 2852772809 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 2852772809 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses @@ -1707,200 +1702,200 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76049.625698 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 76049.625698 # average ReadReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66873.665889 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66873.665889 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66913.025041 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 66913.025041 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66913.025041 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 66913.025041 # average overall mshr miss latency -system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.l2c.tags.replacements 345621 # number of replacements -system.l2c.tags.tagsinuse 65429.949099 # Cycle average of tags in use -system.l2c.tags.total_refs 4347999 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 411104 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 10.576397 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 5987439000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 292.894251 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 5335.962916 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 58874.943819 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 203.860157 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 722.287955 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.004469 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.081420 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.898360 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.003111 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.011021 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.998382 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65483 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 1723 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 1817 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 5637 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 56151 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.999191 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 38487323 # Number of tag accesses -system.l2c.tags.data_accesses 38487323 # Number of data accesses -system.l2c.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.l2c.WritebackDirty_hits::writebacks 824550 # number of WritebackDirty hits -system.l2c.WritebackDirty_hits::total 824550 # number of WritebackDirty hits -system.l2c.WritebackClean_hits::writebacks 880861 # number of WritebackClean hits -system.l2c.WritebackClean_hits::total 880861 # number of WritebackClean hits -system.l2c.UpgradeReq_hits::cpu0.data 2842 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 1401 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 4243 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 470 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 444 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 914 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 147625 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 30184 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 177809 # number of ReadExReq hits -system.l2c.ReadCleanReq_hits::cpu0.inst 895088 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::cpu1.inst 243149 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::total 1138237 # number of ReadCleanReq hits -system.l2c.ReadSharedReq_hits::cpu0.data 727494 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu1.data 80955 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::total 808449 # number of ReadSharedReq hits -system.l2c.demand_hits::cpu0.inst 895088 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 875119 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 243149 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 111139 # number of demand (read+write) hits -system.l2c.demand_hits::total 2124495 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 895088 # number of overall hits -system.l2c.overall_hits::cpu0.data 875119 # number of overall hits -system.l2c.overall_hits::cpu1.inst 243149 # number of overall hits -system.l2c.overall_hits::cpu1.data 111139 # number of overall hits -system.l2c.overall_hits::total 2124495 # number of overall hits +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77231.189944 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 77231.189944 # average ReadReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68322.786533 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68322.786533 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68360.998035 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 68360.998035 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68360.998035 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 68360.998035 # average overall mshr miss latency +system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.l2c.tags.replacements 345941 # number of replacements +system.l2c.tags.tagsinuse 65423.095027 # Cycle average of tags in use +system.l2c.tags.total_refs 4335515 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 411463 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 10.536828 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 6416575000 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 293.307825 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 5315.079150 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 58827.069962 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 210.319847 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 777.318243 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.004476 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.081102 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.897630 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.003209 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.011861 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.998277 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 1694 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 1843 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 5673 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 56180 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 38390429 # Number of tag accesses +system.l2c.tags.data_accesses 38390429 # Number of data accesses +system.l2c.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.l2c.WritebackDirty_hits::writebacks 822340 # number of WritebackDirty hits +system.l2c.WritebackDirty_hits::total 822340 # number of WritebackDirty hits +system.l2c.WritebackClean_hits::writebacks 875169 # number of WritebackClean hits +system.l2c.WritebackClean_hits::total 875169 # number of WritebackClean hits +system.l2c.UpgradeReq_hits::cpu0.data 2863 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 1494 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 4357 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 501 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 467 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 968 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 145988 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 30963 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 176951 # number of ReadExReq hits +system.l2c.ReadCleanReq_hits::cpu0.inst 881644 # number of ReadCleanReq hits +system.l2c.ReadCleanReq_hits::cpu1.inst 255533 # number of ReadCleanReq hits +system.l2c.ReadCleanReq_hits::total 1137177 # number of ReadCleanReq hits +system.l2c.ReadSharedReq_hits::cpu0.data 722233 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::cpu1.data 84048 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::total 806281 # number of ReadSharedReq hits +system.l2c.demand_hits::cpu0.inst 881644 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 868221 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 255533 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 115011 # number of demand (read+write) hits +system.l2c.demand_hits::total 2120409 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 881644 # number of overall hits +system.l2c.overall_hits::cpu0.data 868221 # number of overall hits +system.l2c.overall_hits::cpu1.inst 255533 # number of overall hits +system.l2c.overall_hits::cpu1.data 115011 # number of overall hits +system.l2c.overall_hits::total 2120409 # number of overall hits system.l2c.UpgradeReq_misses::cpu0.data 6 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 9 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 5 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 11 # number of UpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 110021 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 11230 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 121251 # number of ReadExReq misses -system.l2c.ReadCleanReq_misses::cpu0.inst 14005 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::cpu1.inst 1293 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::total 15298 # number of ReadCleanReq misses -system.l2c.ReadSharedReq_misses::cpu0.data 272996 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu1.data 1575 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::total 274571 # number of ReadSharedReq misses -system.l2c.demand_misses::cpu0.inst 14005 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 383017 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1293 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 12805 # number of demand (read+write) misses -system.l2c.demand_misses::total 411120 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 14005 # number of overall misses -system.l2c.overall_misses::cpu0.data 383017 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1293 # number of overall misses -system.l2c.overall_misses::cpu1.data 12805 # number of overall misses -system.l2c.overall_misses::total 411120 # number of overall misses -system.l2c.UpgradeReq_miss_latency::cpu0.data 334500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 59000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 393500 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 9803404500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1283749500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 11087154000 # number of ReadExReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1179329500 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu1.inst 110888000 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::total 1290217500 # number of ReadCleanReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu0.data 20156491500 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu1.data 149319000 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::total 20305810500 # number of ReadSharedReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 1179329500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 29959896000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 110888000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1433068500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 32683182000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 1179329500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 29959896000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 110888000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1433068500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 32683182000 # number of overall miss cycles -system.l2c.WritebackDirty_accesses::writebacks 824550 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackDirty_accesses::total 824550 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackClean_accesses::writebacks 880861 # number of WritebackClean accesses(hits+misses) -system.l2c.WritebackClean_accesses::total 880861 # number of WritebackClean accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 2848 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1404 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 4252 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 470 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 445 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 915 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 257646 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 41414 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 299060 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu0.inst 909093 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu1.inst 244442 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::total 1153535 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu0.data 1000490 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu1.data 82530 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::total 1083020 # number of ReadSharedReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 909093 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1258136 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 244442 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 123944 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2535615 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 909093 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1258136 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 244442 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 123944 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2535615 # number of overall (read+write) accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.002107 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.002137 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.002117 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.002247 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.001093 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.427024 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.271164 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.405440 # miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.015405 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.005290 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::total 0.013262 # miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.272862 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.019084 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::total 0.253523 # miss rate for ReadSharedReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015405 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.304432 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.005290 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.103313 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.162138 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015405 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.304432 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.005290 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.103313 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.162138 # miss rate for overall accesses -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 55750 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 19666.666667 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 43722.222222 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 89104.848165 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 114314.292075 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 91439.691219 # average ReadExReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 84207.747233 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 85760.247486 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::total 84338.965878 # average ReadCleanReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 73834.384020 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 94805.714286 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::total 73954.680210 # average ReadSharedReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 84207.747233 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 78220.799599 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 85760.247486 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 111914.759859 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 79497.913018 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 84207.747233 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 78220.799599 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 85760.247486 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 111914.759859 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 79497.913018 # average overall miss latency +system.l2c.ReadExReq_misses::cpu0.data 109595 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 12065 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 121660 # number of ReadExReq misses +system.l2c.ReadCleanReq_misses::cpu0.inst 13405 # number of ReadCleanReq misses +system.l2c.ReadCleanReq_misses::cpu1.inst 1909 # number of ReadCleanReq misses +system.l2c.ReadCleanReq_misses::total 15314 # number of ReadCleanReq misses +system.l2c.ReadSharedReq_misses::cpu0.data 272577 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::cpu1.data 1964 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::total 274541 # number of ReadSharedReq misses +system.l2c.demand_misses::cpu0.inst 13405 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 382172 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 1909 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 14029 # number of demand (read+write) misses +system.l2c.demand_misses::total 411515 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 13405 # number of overall misses +system.l2c.overall_misses::cpu0.data 382172 # number of overall misses +system.l2c.overall_misses::cpu1.inst 1909 # number of overall misses +system.l2c.overall_misses::cpu1.data 14029 # number of overall misses +system.l2c.overall_misses::total 411515 # number of overall misses +system.l2c.UpgradeReq_miss_latency::cpu0.data 332000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 117000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 449000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 11349867000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1517430000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 12867297000 # number of ReadExReq miss cycles +system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1343054000 # number of ReadCleanReq miss cycles +system.l2c.ReadCleanReq_miss_latency::cpu1.inst 191509000 # number of ReadCleanReq miss cycles +system.l2c.ReadCleanReq_miss_latency::total 1534563000 # number of ReadCleanReq miss cycles +system.l2c.ReadSharedReq_miss_latency::cpu0.data 22206710000 # number of ReadSharedReq miss cycles +system.l2c.ReadSharedReq_miss_latency::cpu1.data 230127000 # number of ReadSharedReq miss cycles +system.l2c.ReadSharedReq_miss_latency::total 22436837000 # number of ReadSharedReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 1343054000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 33556577000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 191509000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 1747557000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 36838697000 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 1343054000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 33556577000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 191509000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 1747557000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 36838697000 # number of overall miss cycles +system.l2c.WritebackDirty_accesses::writebacks 822340 # number of WritebackDirty accesses(hits+misses) +system.l2c.WritebackDirty_accesses::total 822340 # number of WritebackDirty accesses(hits+misses) +system.l2c.WritebackClean_accesses::writebacks 875169 # number of WritebackClean accesses(hits+misses) +system.l2c.WritebackClean_accesses::total 875169 # number of WritebackClean accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 2869 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1499 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 4368 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 501 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 468 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 969 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 255583 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 43028 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 298611 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::cpu0.inst 895049 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::cpu1.inst 257442 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::total 1152491 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu0.data 994810 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu1.data 86012 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::total 1080822 # number of ReadSharedReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 895049 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1250393 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 257442 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 129040 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2531924 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 895049 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1250393 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 257442 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 129040 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2531924 # number of overall (read+write) accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.002091 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.003336 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.002518 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.002137 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.001032 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.428804 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.280399 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.407420 # miss rate for ReadExReq accesses +system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.014977 # miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.007415 # miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_miss_rate::total 0.013288 # miss rate for ReadCleanReq accesses +system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.273999 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.022834 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::total 0.254011 # miss rate for ReadSharedReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014977 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.305642 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.007415 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.108718 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.162531 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014977 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.305642 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.007415 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.108718 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.162531 # miss rate for overall accesses +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 55333.333333 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 23400 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 40818.181818 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 103561.905196 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 125771.239121 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 105764.400789 # average ReadExReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 100190.525923 # average ReadCleanReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 100319.015191 # average ReadCleanReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::total 100206.543033 # average ReadCleanReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 81469.493024 # average ReadSharedReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 117172.606925 # average ReadSharedReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::total 81724.904477 # average ReadSharedReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 100190.525923 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 87804.907215 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 100319.015191 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 124567.467389 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 89519.694300 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 100190.525923 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 87804.907215 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 100319.015191 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 124567.467389 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 89519.694300 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked::no_targets 0 # number of cycles access was blocked system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2c.writebacks::writebacks 81993 # number of writebacks -system.l2c.writebacks::total 81993 # number of writebacks +system.l2c.writebacks::writebacks 82096 # number of writebacks +system.l2c.writebacks::total 82096 # number of writebacks system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 1 # number of ReadCleanReq MSHR hits system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 17 # number of ReadCleanReq MSHR hits system.l2c.ReadCleanReq_mshr_hits::total 18 # number of ReadCleanReq MSHR hits @@ -1910,249 +1905,249 @@ system.l2c.demand_mshr_hits::total 18 # nu system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits -system.l2c.CleanEvict_mshr_misses::writebacks 10 # number of CleanEvict MSHR misses -system.l2c.CleanEvict_mshr_misses::total 10 # number of CleanEvict MSHR misses +system.l2c.CleanEvict_mshr_misses::writebacks 11 # number of CleanEvict MSHR misses +system.l2c.CleanEvict_mshr_misses::total 11 # number of CleanEvict MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu0.data 6 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 9 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 5 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 11 # number of UpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 110021 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 11230 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 121251 # number of ReadExReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 14004 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1276 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::total 15280 # number of ReadCleanReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu0.data 272996 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu1.data 1575 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::total 274571 # number of ReadSharedReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 14004 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 383017 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1276 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 12805 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 411102 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 14004 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 383017 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1276 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 12805 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 411102 # number of overall MSHR misses -system.l2c.ReadReq_mshr_uncacheable::cpu0.data 7013 # number of ReadReq MSHR uncacheable -system.l2c.ReadReq_mshr_uncacheable::cpu1.data 182 # number of ReadReq MSHR uncacheable +system.l2c.ReadExReq_mshr_misses::cpu0.data 109595 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 12065 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 121660 # number of ReadExReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 13404 # number of ReadCleanReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1892 # number of ReadCleanReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::total 15296 # number of ReadCleanReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::cpu0.data 272577 # number of ReadSharedReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::cpu1.data 1964 # number of ReadSharedReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::total 274541 # number of ReadSharedReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 13404 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 382172 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 1892 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 14029 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 411497 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 13404 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 382172 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 1892 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 14029 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 411497 # number of overall MSHR misses +system.l2c.ReadReq_mshr_uncacheable::cpu0.data 6977 # number of ReadReq MSHR uncacheable +system.l2c.ReadReq_mshr_uncacheable::cpu1.data 218 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::total 7195 # number of ReadReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu0.data 10003 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::cpu1.data 3016 # number of WriteReq MSHR uncacheable -system.l2c.WriteReq_mshr_uncacheable::total 13019 # number of WriteReq MSHR uncacheable -system.l2c.overall_mshr_uncacheable_misses::cpu0.data 17016 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::cpu1.data 3198 # number of overall MSHR uncacheable misses -system.l2c.overall_mshr_uncacheable_misses::total 20214 # number of overall MSHR uncacheable misses -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 274500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 57500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 332000 # number of UpgradeReq MSHR miss cycles +system.l2c.WriteReq_mshr_uncacheable::cpu0.data 9906 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::cpu1.data 3153 # number of WriteReq MSHR uncacheable +system.l2c.WriteReq_mshr_uncacheable::total 13059 # number of WriteReq MSHR uncacheable +system.l2c.overall_mshr_uncacheable_misses::cpu0.data 16883 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::cpu1.data 3371 # number of overall MSHR uncacheable misses +system.l2c.overall_mshr_uncacheable_misses::total 20254 # number of overall MSHR uncacheable misses +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 272000 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 95500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 367500 # number of UpgradeReq MSHR miss cycles system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 18500 # number of SCUpgradeReq MSHR miss cycles system.l2c.SCUpgradeReq_mshr_miss_latency::total 18500 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 8703194500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1171449500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 9874644000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 1039194500 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 96887500 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::total 1136082000 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17432939000 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 133569000 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::total 17566508000 # number of ReadSharedReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 1039194500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 26136133500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 96887500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1305018500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 28577234000 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 1039194500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 26136133500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 96887500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1305018500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 28577234000 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1475661000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 33474500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1509135500 # number of ReadReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1475661000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 33474500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 1509135500 # number of overall MSHR uncacheable cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 10253916501 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1396780000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 11650696501 # number of ReadExReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 1208926000 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 171260500 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::total 1380186500 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 19486691503 # number of ReadSharedReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 210487000 # number of ReadSharedReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::total 19697178503 # number of ReadSharedReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 1208926000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 29740608004 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 171260500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1607267000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 32728061504 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 1208926000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 29740608004 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 171260500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1607267000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 32728061504 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1469664500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 39141500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1508806000 # number of ReadReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1469664500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 39141500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 1508806000 # number of overall MSHR uncacheable cycles system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.002107 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.002137 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.002117 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.002247 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.001093 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.427024 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.271164 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.405440 # mshr miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.015404 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.005220 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013246 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.272862 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.019084 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::total 0.253523 # mshr miss rate for ReadSharedReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015404 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.304432 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.005220 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.103313 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.162131 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015404 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.304432 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.005220 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.103313 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.162131 # mshr miss rate for overall accesses -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 45750 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19166.666667 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 36888.888889 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.002091 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.003336 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.002518 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.002137 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.001032 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.428804 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.280399 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.407420 # mshr miss rate for ReadExReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013272 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.273999 # mshr miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.022834 # mshr miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::total 0.254011 # mshr miss rate for ReadSharedReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.305642 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.108718 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.162523 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.305642 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.108718 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.162523 # mshr miss rate for overall accesses +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 45333.333333 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19100 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 33409.090909 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18500 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 18500 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 79104.848165 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 104314.292075 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 81439.691219 # average ReadExReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 74206.976578 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 75930.642633 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 74350.916230 # average ReadCleanReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63857.855060 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 84805.714286 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63978.016615 # average ReadSharedReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 74206.976578 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 68237.528621 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75930.642633 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 101914.759859 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 69513.731385 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 74206.976578 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 68237.528621 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75930.642633 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 101914.759859 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 69513.731385 # average overall mshr miss latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210417.938115 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 183925.824176 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209747.810980 # average ReadReq mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 86721.967560 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 10467.323327 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::total 74657.935094 # average overall mshr uncacheable latency -system.membus.snoop_filter.tot_requests 850516 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 398567 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 435 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 93561.900643 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 115771.239121 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 95764.396687 # average ReadExReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average ReadCleanReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average ReadCleanReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 90231.858002 # average ReadCleanReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 71490.593495 # average ReadSharedReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 107172.606925 # average ReadSharedReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 71745.854000 # average ReadSharedReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 77819.955423 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 114567.467389 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 79534.143637 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 77819.955423 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 114567.467389 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 79534.143637 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210644.188046 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 179548.165138 # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209702.015288 # average ReadReq mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 87049.961500 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 11611.242955 # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::total 74494.223363 # average overall mshr uncacheable latency +system.membus.snoop_filter.tot_requests 852108 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 399805 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_requests 437 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 7195 # Transaction distribution -system.membus.trans_dist::ReadResp 297176 # Transaction distribution -system.membus.trans_dist::WriteReq 13019 # Transaction distribution -system.membus.trans_dist::WriteResp 13019 # Transaction distribution -system.membus.trans_dist::WritebackDirty 123513 # Transaction distribution -system.membus.trans_dist::CleanEvict 262911 # Transaction distribution -system.membus.trans_dist::UpgradeReq 6111 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 4826 # Transaction distribution +system.membus.trans_dist::ReadResp 297167 # Transaction distribution +system.membus.trans_dist::WriteReq 13059 # Transaction distribution +system.membus.trans_dist::WriteResp 13059 # Transaction distribution +system.membus.trans_dist::WritebackDirty 123616 # Transaction distribution +system.membus.trans_dist::CleanEvict 263125 # Transaction distribution +system.membus.trans_dist::UpgradeReq 6609 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 5164 # Transaction distribution system.membus.trans_dist::UpgradeResp 3 # Transaction distribution -system.membus.trans_dist::ReadExReq 121549 # Transaction distribution -system.membus.trans_dist::ReadExResp 121146 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 290030 # Transaction distribution -system.membus.trans_dist::BadAddressError 49 # Transaction distribution +system.membus.trans_dist::ReadExReq 121953 # Transaction distribution +system.membus.trans_dist::ReadExResp 121548 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 290016 # Transaction distribution +system.membus.trans_dist::BadAddressError 44 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40428 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1177677 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 98 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 1218203 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40508 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1179616 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 88 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 1220212 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83445 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 83445 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1301648 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 73538 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31530048 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 31603586 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1303657 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 73858 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31561664 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 31635522 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658240 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2658240 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 34261826 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 11676 # Total snoops (count) -system.membus.snoopTraffic 28672 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 484282 # Request fanout histogram -system.membus.snoop_fanout::mean 0.001355 # Request fanout histogram -system.membus.snoop_fanout::stdev 0.036780 # Request fanout histogram +system.membus.pkt_size::total 34293762 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 12507 # Total snoops (count) +system.membus.snoopTraffic 28800 # Total snoop traffic (bytes) +system.membus.snoop_fanout::samples 485548 # Request fanout histogram +system.membus.snoop_fanout::mean 0.001427 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.037752 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 483626 99.86% 99.86% # Request fanout histogram -system.membus.snoop_fanout::1 656 0.14% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 484855 99.86% 99.86% # Request fanout histogram +system.membus.snoop_fanout::1 693 0.14% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 484282 # Request fanout histogram -system.membus.reqLayer0.occupancy 36370000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 485548 # Request fanout histogram +system.membus.reqLayer0.occupancy 36350498 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1352579532 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1353965073 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 62000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 55000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 2178718000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2179761000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer2.occupancy 960113 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 960863 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.toL2Bus.snoop_filter.tot_requests 5113699 # Total number of requests made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_requests 2556514 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.toL2Bus.snoop_filter.hit_multi_requests 337557 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.snoop_filter.tot_snoops 1071 # Total number of snoops made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_snoops 1003 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.toL2Bus.snoop_filter.tot_requests 5108724 # Total number of requests made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_requests 2554049 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.toL2Bus.snoop_filter.hit_multi_requests 343728 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.toL2Bus.snoop_filter.tot_snoops 1075 # Total number of snoops made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_snoops 1007 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.toL2Bus.snoop_filter.hit_multi_snoops 68 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.toL2Bus.trans_dist::ReadReq 7195 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2265500 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 13019 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 13019 # Transaction distribution -system.toL2Bus.trans_dist::WritebackDirty 906543 # Transaction distribution -system.toL2Bus.trans_dist::WritebackClean 1152402 # Transaction distribution -system.toL2Bus.trans_dist::CleanEvict 825837 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 10249 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 5740 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 15989 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 300358 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 300358 # Transaction distribution -system.toL2Bus.trans_dist::ReadCleanReq 1153745 # Transaction distribution -system.toL2Bus.trans_dist::ReadSharedReq 1104612 # Transaction distribution -system.toL2Bus.trans_dist::BadAddressError 49 # Transaction distribution -system.toL2Bus.trans_dist::InvalidateReq 203 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2726862 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3834313 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 732820 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 401077 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7695072 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 116326272 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 128153608 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 31253696 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 13151546 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 288885122 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 379909 # Total snoops (count) -system.toL2Bus.snoopTraffic 6725760 # Total snoop traffic (bytes) -system.toL2Bus.snoop_fanout::samples 2940742 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 0.121053 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.326514 # Request fanout histogram +system.toL2Bus.trans_dist::ReadResp 2263429 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 13059 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 13059 # Transaction distribution +system.toL2Bus.trans_dist::WritebackDirty 904436 # Transaction distribution +system.toL2Bus.trans_dist::WritebackClean 1151326 # Transaction distribution +system.toL2Bus.trans_dist::CleanEvict 825788 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 10854 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 6132 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 16986 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 300014 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 300014 # Transaction distribution +system.toL2Bus.trans_dist::ReadCleanReq 1152722 # Transaction distribution +system.toL2Bus.trans_dist::ReadSharedReq 1103559 # Transaction distribution +system.toL2Bus.trans_dist::BadAddressError 44 # Transaction distribution +system.toL2Bus.trans_dist::InvalidateReq 238 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2684715 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3812301 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 771824 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 417816 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7686656 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 114526656 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 127297140 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 32917632 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 13697806 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 288439234 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 382362 # Total snoops (count) +system.toL2Bus.snoopTraffic 6813696 # Total snoop traffic (bytes) +system.toL2Bus.snoop_fanout::samples 2939714 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 0.123574 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.329478 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::0 2585068 87.91% 87.91% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 355364 12.08% 99.99% # Request fanout histogram -system.toL2Bus.snoop_fanout::2 309 0.01% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::3 1 0.00% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::0 2576793 87.65% 87.65% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 362587 12.33% 99.99% # Request fanout histogram +system.toL2Bus.snoop_fanout::2 316 0.01% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::3 18 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 2940742 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 4550461413 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::total 2939714 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 4544765338 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) system.toL2Bus.snoopLayer0.occupancy 301885 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1365446887 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1344393906 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1921756875 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 1911305093 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 368286347 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 387758410 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 208891088 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 217734513 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -2184,194 +2179,194 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1906533530000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6504 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 179089 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 63660 40.34% 40.34% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 131 0.08% 40.42% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1926 1.22% 41.64% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 175 0.11% 41.75% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 91921 58.25% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 157813 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 62631 49.19% 49.19% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 131 0.10% 49.30% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1926 1.51% 50.81% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 175 0.14% 50.95% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 62456 49.05% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 127319 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1863112245000 97.74% 97.74% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 65536000 0.00% 97.74% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 577434000 0.03% 97.77% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 84972500 0.00% 97.78% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 42413276000 2.22% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1906253463500 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.983836 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.inst.quiesce 6475 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 176726 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 62785 40.28% 40.28% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.08% 40.36% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1925 1.23% 41.60% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 181 0.12% 41.71% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 90860 58.29% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 155882 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 61770 49.18% 49.18% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 131 0.10% 49.29% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1925 1.53% 50.82% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 181 0.14% 50.96% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 61589 49.04% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 125596 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1862335551000 97.65% 97.65% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 64321000 0.00% 97.65% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 576343500 0.03% 97.68% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 87551500 0.00% 97.68% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 44167527000 2.32% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1907231294000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.983834 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.679453 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.806771 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.syscall::2 7 3.93% 3.93% # number of syscalls executed -system.cpu0.kern.syscall::3 15 8.43% 12.36% # number of syscalls executed -system.cpu0.kern.syscall::4 4 2.25% 14.61% # number of syscalls executed -system.cpu0.kern.syscall::6 26 14.61% 29.21% # number of syscalls executed -system.cpu0.kern.syscall::12 1 0.56% 29.78% # number of syscalls executed -system.cpu0.kern.syscall::17 6 3.37% 33.15% # number of syscalls executed -system.cpu0.kern.syscall::19 7 3.93% 37.08% # number of syscalls executed -system.cpu0.kern.syscall::20 4 2.25% 39.33% # number of syscalls executed -system.cpu0.kern.syscall::23 1 0.56% 39.89% # number of syscalls executed -system.cpu0.kern.syscall::24 3 1.69% 41.57% # number of syscalls executed -system.cpu0.kern.syscall::33 6 3.37% 44.94% # number of syscalls executed -system.cpu0.kern.syscall::41 2 1.12% 46.07% # number of syscalls executed -system.cpu0.kern.syscall::45 29 16.29% 62.36% # number of syscalls executed -system.cpu0.kern.syscall::47 3 1.69% 64.04% # number of syscalls executed -system.cpu0.kern.syscall::48 8 4.49% 68.54% # number of syscalls executed -system.cpu0.kern.syscall::54 8 4.49% 73.03% # number of syscalls executed -system.cpu0.kern.syscall::59 6 3.37% 76.40% # number of syscalls executed -system.cpu0.kern.syscall::71 17 9.55% 85.96% # number of syscalls executed -system.cpu0.kern.syscall::73 3 1.69% 87.64% # number of syscalls executed -system.cpu0.kern.syscall::74 4 2.25% 89.89% # number of syscalls executed -system.cpu0.kern.syscall::87 1 0.56% 90.45% # number of syscalls executed -system.cpu0.kern.syscall::90 2 1.12% 91.57% # number of syscalls executed -system.cpu0.kern.syscall::92 7 3.93% 95.51% # number of syscalls executed -system.cpu0.kern.syscall::97 2 1.12% 96.63% # number of syscalls executed -system.cpu0.kern.syscall::98 2 1.12% 97.75% # number of syscalls executed -system.cpu0.kern.syscall::132 1 0.56% 98.31% # number of syscalls executed -system.cpu0.kern.syscall::144 1 0.56% 98.88% # number of syscalls executed -system.cpu0.kern.syscall::147 2 1.12% 100.00% # number of syscalls executed -system.cpu0.kern.syscall::total 178 # number of syscalls executed +system.cpu0.kern.ipl_used::31 0.677845 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.805712 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.syscall::2 7 4.14% 4.14% # number of syscalls executed +system.cpu0.kern.syscall::3 14 8.28% 12.43% # number of syscalls executed +system.cpu0.kern.syscall::4 4 2.37% 14.79% # number of syscalls executed +system.cpu0.kern.syscall::6 26 15.38% 30.18% # number of syscalls executed +system.cpu0.kern.syscall::12 1 0.59% 30.77% # number of syscalls executed +system.cpu0.kern.syscall::17 5 2.96% 33.73% # number of syscalls executed +system.cpu0.kern.syscall::19 7 4.14% 37.87% # number of syscalls executed +system.cpu0.kern.syscall::20 4 2.37% 40.24% # number of syscalls executed +system.cpu0.kern.syscall::23 1 0.59% 40.83% # number of syscalls executed +system.cpu0.kern.syscall::24 3 1.78% 42.60% # number of syscalls executed +system.cpu0.kern.syscall::33 5 2.96% 45.56% # number of syscalls executed +system.cpu0.kern.syscall::41 2 1.18% 46.75% # number of syscalls executed +system.cpu0.kern.syscall::45 26 15.38% 62.13% # number of syscalls executed +system.cpu0.kern.syscall::47 3 1.78% 63.91% # number of syscalls executed +system.cpu0.kern.syscall::48 8 4.73% 68.64% # number of syscalls executed +system.cpu0.kern.syscall::54 8 4.73% 73.37% # number of syscalls executed +system.cpu0.kern.syscall::59 6 3.55% 76.92% # number of syscalls executed +system.cpu0.kern.syscall::71 15 8.88% 85.80% # number of syscalls executed +system.cpu0.kern.syscall::73 3 1.78% 87.57% # number of syscalls executed +system.cpu0.kern.syscall::74 3 1.78% 89.35% # number of syscalls executed +system.cpu0.kern.syscall::87 1 0.59% 89.94% # number of syscalls executed +system.cpu0.kern.syscall::90 2 1.18% 91.12% # number of syscalls executed +system.cpu0.kern.syscall::92 7 4.14% 95.27% # number of syscalls executed +system.cpu0.kern.syscall::97 2 1.18% 96.45% # number of syscalls executed +system.cpu0.kern.syscall::98 2 1.18% 97.63% # number of syscalls executed +system.cpu0.kern.syscall::132 1 0.59% 98.22% # number of syscalls executed +system.cpu0.kern.syscall::144 1 0.59% 98.82% # number of syscalls executed +system.cpu0.kern.syscall::147 2 1.18% 100.00% # number of syscalls executed +system.cpu0.kern.syscall::total 169 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 278 0.17% 0.17% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.17% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.17% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.17% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3399 2.05% 2.22% # number of callpals executed -system.cpu0.kern.callpal::tbi 48 0.03% 2.25% # number of callpals executed +system.cpu0.kern.callpal::wripir 293 0.18% 0.18% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.18% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.18% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.18% # number of callpals executed +system.cpu0.kern.callpal::swpctx 3349 2.05% 2.23% # number of callpals executed +system.cpu0.kern.callpal::tbi 48 0.03% 2.26% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.26% # number of callpals executed -system.cpu0.kern.callpal::swpipl 151231 91.28% 93.54% # number of callpals executed -system.cpu0.kern.callpal::rdps 5900 3.56% 97.10% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 97.10% # number of callpals executed -system.cpu0.kern.callpal::wrusp 2 0.00% 97.10% # number of callpals executed +system.cpu0.kern.callpal::swpipl 149333 91.35% 93.61% # number of callpals executed +system.cpu0.kern.callpal::rdps 5683 3.48% 97.09% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 97.09% # number of callpals executed +system.cpu0.kern.callpal::wrusp 1 0.00% 97.09% # number of callpals executed system.cpu0.kern.callpal::rdusp 8 0.00% 97.10% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 97.11% # number of callpals executed -system.cpu0.kern.callpal::rti 4349 2.63% 99.73% # number of callpals executed -system.cpu0.kern.callpal::callsys 315 0.19% 99.92% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 97.10% # number of callpals executed +system.cpu0.kern.callpal::rti 4311 2.64% 99.73% # number of callpals executed +system.cpu0.kern.callpal::callsys 303 0.19% 99.92% # number of callpals executed system.cpu0.kern.callpal::imb 132 0.08% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 165676 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 6738 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1097 # number of protection mode switches +system.cpu0.kern.callpal::total 163475 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 6664 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1070 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1097 -system.cpu0.kern.mode_good::user 1097 +system.cpu0.kern.mode_good::kernel 1070 +system.cpu0.kern.mode_good::user 1070 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.162808 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.160564 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.280026 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1904214078500 99.91% 99.91% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 1672761500 0.09% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.276700 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1905216688000 99.91% 99.91% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 1682440000 0.09% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3400 # number of times the context was actually changed +system.cpu0.kern.swap_context 3350 # number of times the context was actually changed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2490 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 60423 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 18641 37.27% 37.27% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1925 3.85% 41.12% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 278 0.56% 41.67% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 29176 58.33% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 50020 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 18293 47.50% 47.50% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1925 5.00% 52.50% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 278 0.72% 53.22% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 18016 46.78% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 38512 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1873859043000 98.29% 98.29% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 564907000 0.03% 98.32% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 133677500 0.01% 98.32% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 31975089500 1.68% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1906532717000 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.981331 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 2541 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 62895 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 19560 37.60% 37.60% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1924 3.70% 41.30% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 293 0.56% 41.86% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 30244 58.14% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 52021 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 19198 47.61% 47.61% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1924 4.77% 52.38% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 293 0.73% 53.11% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 18906 46.89% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 40321 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1872948111000 98.19% 98.19% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 564456500 0.03% 98.22% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 141435000 0.01% 98.22% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 33894599000 1.78% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1907548601500 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.981493 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.617494 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.769932 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.syscall::2 1 0.68% 0.68% # number of syscalls executed -system.cpu1.kern.syscall::3 15 10.14% 10.81% # number of syscalls executed -system.cpu1.kern.syscall::6 16 10.81% 21.62% # number of syscalls executed -system.cpu1.kern.syscall::15 1 0.68% 22.30% # number of syscalls executed -system.cpu1.kern.syscall::17 9 6.08% 28.38% # number of syscalls executed -system.cpu1.kern.syscall::19 3 2.03% 30.41% # number of syscalls executed -system.cpu1.kern.syscall::20 2 1.35% 31.76% # number of syscalls executed -system.cpu1.kern.syscall::23 3 2.03% 33.78% # number of syscalls executed -system.cpu1.kern.syscall::24 3 2.03% 35.81% # number of syscalls executed -system.cpu1.kern.syscall::33 5 3.38% 39.19% # number of syscalls executed -system.cpu1.kern.syscall::45 25 16.89% 56.08% # number of syscalls executed -system.cpu1.kern.syscall::47 3 2.03% 58.11% # number of syscalls executed -system.cpu1.kern.syscall::48 2 1.35% 59.46% # number of syscalls executed -system.cpu1.kern.syscall::54 2 1.35% 60.81% # number of syscalls executed -system.cpu1.kern.syscall::58 1 0.68% 61.49% # number of syscalls executed -system.cpu1.kern.syscall::59 1 0.68% 62.16% # number of syscalls executed -system.cpu1.kern.syscall::71 37 25.00% 87.16% # number of syscalls executed -system.cpu1.kern.syscall::74 12 8.11% 95.27% # number of syscalls executed -system.cpu1.kern.syscall::90 1 0.68% 95.95% # number of syscalls executed -system.cpu1.kern.syscall::92 2 1.35% 97.30% # number of syscalls executed -system.cpu1.kern.syscall::132 3 2.03% 99.32% # number of syscalls executed -system.cpu1.kern.syscall::144 1 0.68% 100.00% # number of syscalls executed -system.cpu1.kern.syscall::total 148 # number of syscalls executed +system.cpu1.kern.ipl_used::31 0.625116 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.775091 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.syscall::2 1 0.64% 0.64% # number of syscalls executed +system.cpu1.kern.syscall::3 16 10.19% 10.83% # number of syscalls executed +system.cpu1.kern.syscall::6 16 10.19% 21.02% # number of syscalls executed +system.cpu1.kern.syscall::15 1 0.64% 21.66% # number of syscalls executed +system.cpu1.kern.syscall::17 10 6.37% 28.03% # number of syscalls executed +system.cpu1.kern.syscall::19 3 1.91% 29.94% # number of syscalls executed +system.cpu1.kern.syscall::20 2 1.27% 31.21% # number of syscalls executed +system.cpu1.kern.syscall::23 3 1.91% 33.12% # number of syscalls executed +system.cpu1.kern.syscall::24 3 1.91% 35.03% # number of syscalls executed +system.cpu1.kern.syscall::33 6 3.82% 38.85% # number of syscalls executed +system.cpu1.kern.syscall::45 28 17.83% 56.69% # number of syscalls executed +system.cpu1.kern.syscall::47 3 1.91% 58.60% # number of syscalls executed +system.cpu1.kern.syscall::48 2 1.27% 59.87% # number of syscalls executed +system.cpu1.kern.syscall::54 2 1.27% 61.15% # number of syscalls executed +system.cpu1.kern.syscall::58 1 0.64% 61.78% # number of syscalls executed +system.cpu1.kern.syscall::59 1 0.64% 62.42% # number of syscalls executed +system.cpu1.kern.syscall::71 39 24.84% 87.26% # number of syscalls executed +system.cpu1.kern.syscall::74 13 8.28% 95.54% # number of syscalls executed +system.cpu1.kern.syscall::90 1 0.64% 96.18% # number of syscalls executed +system.cpu1.kern.syscall::92 2 1.27% 97.45% # number of syscalls executed +system.cpu1.kern.syscall::132 3 1.91% 99.36% # number of syscalls executed +system.cpu1.kern.syscall::144 1 0.64% 100.00% # number of syscalls executed +system.cpu1.kern.syscall::total 157 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 175 0.33% 0.34% # number of callpals executed +system.cpu1.kern.callpal::wripir 181 0.33% 0.33% # number of callpals executed system.cpu1.kern.callpal::wrmces 1 0.00% 0.34% # number of callpals executed system.cpu1.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed -system.cpu1.kern.callpal::swpctx 1166 2.23% 2.57% # number of callpals executed -system.cpu1.kern.callpal::tbi 5 0.01% 2.58% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 2.59% # number of callpals executed -system.cpu1.kern.callpal::swpipl 44628 85.35% 87.94% # number of callpals executed -system.cpu1.kern.callpal::rdps 2858 5.47% 93.41% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 93.41% # number of callpals executed -system.cpu1.kern.callpal::wrusp 5 0.01% 93.42% # number of callpals executed -system.cpu1.kern.callpal::rdusp 1 0.00% 93.42% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.01% 93.43% # number of callpals executed -system.cpu1.kern.callpal::rti 3189 6.10% 99.52% # number of callpals executed -system.cpu1.kern.callpal::callsys 200 0.38% 99.91% # number of callpals executed +system.cpu1.kern.callpal::swpctx 1228 2.25% 2.59% # number of callpals executed +system.cpu1.kern.callpal::tbi 5 0.01% 2.60% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 2.61% # number of callpals executed +system.cpu1.kern.callpal::swpipl 46558 85.31% 87.92% # number of callpals executed +system.cpu1.kern.callpal::rdps 3077 5.64% 93.55% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 93.56% # number of callpals executed +system.cpu1.kern.callpal::wrusp 6 0.01% 93.57% # number of callpals executed +system.cpu1.kern.callpal::rdusp 1 0.00% 93.57% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.01% 93.57% # number of callpals executed +system.cpu1.kern.callpal::rti 3246 5.95% 99.52% # number of callpals executed +system.cpu1.kern.callpal::callsys 212 0.39% 99.91% # number of callpals executed system.cpu1.kern.callpal::imb 48 0.09% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 52290 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 1624 # number of protection mode switches -system.cpu1.kern.mode_switch::user 640 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2399 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 844 -system.cpu1.kern.mode_good::user 640 -system.cpu1.kern.mode_good::idle 204 -system.cpu1.kern.mode_switch_good::kernel 0.519704 # fraction of useful protection mode switches +system.cpu1.kern.callpal::total 54577 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 1699 # number of protection mode switches +system.cpu1.kern.mode_switch::user 669 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2429 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 888 +system.cpu1.kern.mode_good::user 669 +system.cpu1.kern.mode_good::idle 219 +system.cpu1.kern.mode_switch_good::kernel 0.522660 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.085035 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.361999 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 4862135000 0.26% 0.26% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 1013458000 0.05% 0.31% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1900657116000 99.69% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 1167 # number of times the context was actually changed +system.cpu1.kern.mode_switch_good::idle 0.090161 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.370231 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 5315508000 0.28% 0.28% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 1058693000 0.06% 0.33% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1901174392500 99.67% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 1229 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/system.terminal b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/system.terminal index 7e0283697..a10880583 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/system.terminal @@ -27,7 +27,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
memcluster 1, usage 0, start 392, end 16384
freeing pages 1069:16384
reserving pages 1069:1070 -
4096K Bcache detected; load hit latency 30 cycles, load miss latency 154 cycles +
4096K Bcache detected; load hit latency 30 cycles, load miss latency 167 cycles
SMP: 2 CPUs probed -- cpu_present_mask = 3
Built 1 zonelists
Kernel command line: root=/dev/hda1 console=ttyS0 diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini index 42d27bf88..311af1e02 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini @@ -25,7 +25,7 @@ kernel_addr_check=true load_addr_mask=1099511627775 load_offset=0 mem_mode=timing -mem_ranges=0:134217727 +mem_ranges=0:134217727:0:0:0:0 memories=system.physmem mmap_using_noreserve=false multi_thread=false @@ -60,7 +60,7 @@ p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null -ranges=8796093022208:18446744073709551615 +ranges=8796093022208:18446744073709551615:0:0:0:0 req_size=16 resp_size=16 master=system.iobus.slave[0] @@ -194,7 +194,7 @@ useIndirect=true [system.cpu.dcache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=4 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -552,7 +552,7 @@ pipelined=false [system.cpu.icache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=1 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -612,7 +612,7 @@ size=48 [system.cpu.l2cache] type=Cache children=tags -addr_ranges=0:18446744073709551615 +addr_ranges=0:18446744073709551615:0:0:0:0 assoc=8 clk_domain=system.cpu_clk_domain clusivity=mostly_incl @@ -775,7 +775,7 @@ slave=system.bridge.master system.tsunami.ide.dma system.tsunami.ethernet.dma [system.iocache] type=Cache children=tags -addr_ranges=0:134217727 +addr_ranges=0:134217727:0:0:0:0 assoc=8 clk_domain=system.clk_domain clusivity=mostly_incl @@ -820,7 +820,7 @@ size=1024 [system.membus] type=CoherentXBar -children=badaddr_responder +children=badaddr_responder snoop_filter clk_domain=system.clk_domain default_p_state=UNDEFINED eventq_index=0 @@ -832,7 +832,7 @@ p_state_clk_gate_min=1000 point_of_coherency=true power_model=Null response_latency=2 -snoop_filter=Null +snoop_filter=system.membus.snoop_filter snoop_response_latency=4 system=system use_default_range=false @@ -864,29 +864,36 @@ update_data=false warn_access= pio=system.membus.default +[system.membus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=1 +max_capacity=8388608 +system=system + [system.physmem] type=DRAMCtrl -IDD0=0.075000 +IDD0=0.055000 IDD02=0.000000 -IDD2N=0.050000 +IDD2N=0.032000 IDD2N2=0.000000 IDD2P0=0.000000 IDD2P02=0.000000 -IDD2P1=0.000000 +IDD2P1=0.032000 IDD2P12=0.000000 -IDD3N=0.057000 +IDD3N=0.038000 IDD3N2=0.000000 IDD3P0=0.000000 IDD3P02=0.000000 -IDD3P1=0.000000 +IDD3P1=0.038000 IDD3P12=0.000000 -IDD4R=0.187000 +IDD4R=0.157000 IDD4R2=0.000000 -IDD4W=0.165000 +IDD4W=0.125000 IDD4W2=0.000000 -IDD5=0.220000 +IDD5=0.235000 IDD52=0.000000 -IDD6=0.000000 +IDD6=0.020000 IDD62=0.000000 VDD=1.500000 VDD2=0.000000 @@ -906,6 +913,7 @@ devices_per_rank=8 dll=true eventq_index=0 in_addr_map=true +kvm_map=true max_accesses_per_row=16 mem_sched_policy=frfcfs min_writes_per_switch=16 @@ -915,7 +923,7 @@ p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 page_policy=open_adaptive power_model=Null -range=0:134217727 +range=0:134217727:0:0:0:0 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 @@ -937,9 +945,9 @@ tRTW=2500 tWR=15000 tWTR=7500 tXAW=30000 -tXP=0 +tXP=6000 tXPDLL=0 -tXS=0 +tXS=270000 tXSDLL=0 write_buffer_size=64 write_high_thresh_perc=85 diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout index 04946a155..dd81d337e 100755 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout @@ -3,13 +3,13 @@ Redirecting stderr to build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/ts gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 19 2016 12:23:51 -gem5 started Jul 19 2016 12:24:28 -gem5 executing on e108600-lin, pid 39623 +gem5 compiled Oct 11 2016 00:00:58 +gem5 started Oct 13 2016 20:19:44 +gem5 executing on e108600-lin, pid 28053 command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3 -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/fs/10.linux-boot/alpha/linux/tsunami-o3 Global frequency set at 1000000000000 ticks per second info: kernel located at: /arm/projectscratch/randd/systems/dist/binaries/vmlinux 0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 1876794488000 because m5_exit instruction encountered +Exiting @ tick 1865011607500 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt index f5019500b..b9078b8f1 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt @@ -1,113 +1,113 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.862042 # Number of seconds simulated -sim_ticks 1862042063000 # Number of ticks simulated -final_tick 1862042063000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.865012 # Number of seconds simulated +sim_ticks 1865011607500 # Number of ticks simulated +final_tick 1865011607500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 137297 # Simulator instruction rate (inst/s) -host_op_rate 137297 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 4825772422 # Simulator tick rate (ticks/s) -host_mem_usage 338492 # Number of bytes of host memory used -host_seconds 385.85 # Real time elapsed on the host -sim_insts 52976505 # Number of instructions simulated -sim_ops 52976505 # Number of ops (including micro ops) simulated +host_inst_rate 117207 # Simulator instruction rate (inst/s) +host_op_rate 117207 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4126745503 # Simulator tick rate (ticks/s) +host_mem_usage 335896 # Number of bytes of host memory used +host_seconds 451.93 # Real time elapsed on the host +sim_insts 52969539 # Number of instructions simulated +sim_ops 52969539 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 963392 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24881792 # Number of bytes read from this memory +system.physmem.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.physmem.bytes_read::cpu.inst 962688 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24879872 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 25846144 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 963392 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 963392 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7528832 # Number of bytes written to this memory -system.physmem.bytes_written::total 7528832 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 15053 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388778 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25843520 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 962688 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 962688 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7514368 # Number of bytes written to this memory +system.physmem.bytes_written::total 7514368 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 15042 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388748 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 403846 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 117638 # Number of write requests responded to by this memory -system.physmem.num_writes::total 117638 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 517385 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13362637 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 516 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13880537 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 517385 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 517385 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4043320 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4043320 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4043320 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 517385 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13362637 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 516 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17923857 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 403846 # Number of read requests accepted -system.physmem.writeReqs 117638 # Number of write requests accepted -system.physmem.readBursts 403846 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 117638 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 25839232 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 6912 # Total number of bytes read from write queue -system.physmem.bytesWritten 7527104 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 25846144 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7528832 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 108 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 403805 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 117412 # Number of write requests responded to by this memory +system.physmem.num_writes::total 117412 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 516183 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13340331 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 515 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 13857029 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 516183 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 516183 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4029127 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4029127 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4029127 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 516183 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13340331 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 515 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 17886156 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 403805 # Number of read requests accepted +system.physmem.writeReqs 117412 # Number of write requests accepted +system.physmem.readBursts 403805 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 117412 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 25836672 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6848 # Total number of bytes read from write queue +system.physmem.bytesWritten 7513280 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 25843520 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7514368 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 107 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 25618 # Per bank write bursts -system.physmem.perBankRdBursts::1 25426 # Per bank write bursts -system.physmem.perBankRdBursts::2 25537 # Per bank write bursts -system.physmem.perBankRdBursts::3 25512 # Per bank write bursts -system.physmem.perBankRdBursts::4 25419 # Per bank write bursts -system.physmem.perBankRdBursts::5 24740 # Per bank write bursts -system.physmem.perBankRdBursts::6 24937 # Per bank write bursts -system.physmem.perBankRdBursts::7 25096 # Per bank write bursts -system.physmem.perBankRdBursts::8 24930 # Per bank write bursts -system.physmem.perBankRdBursts::9 25035 # Per bank write bursts -system.physmem.perBankRdBursts::10 25569 # Per bank write bursts -system.physmem.perBankRdBursts::11 24892 # Per bank write bursts -system.physmem.perBankRdBursts::12 24450 # Per bank write bursts -system.physmem.perBankRdBursts::13 25273 # Per bank write bursts -system.physmem.perBankRdBursts::14 25713 # Per bank write bursts -system.physmem.perBankRdBursts::15 25591 # Per bank write bursts -system.physmem.perBankWrBursts::0 7930 # Per bank write bursts -system.physmem.perBankWrBursts::1 7514 # Per bank write bursts -system.physmem.perBankWrBursts::2 7945 # Per bank write bursts -system.physmem.perBankWrBursts::3 7523 # Per bank write bursts -system.physmem.perBankWrBursts::4 7351 # Per bank write bursts -system.physmem.perBankWrBursts::5 6673 # Per bank write bursts -system.physmem.perBankWrBursts::6 6769 # Per bank write bursts -system.physmem.perBankWrBursts::7 6726 # Per bank write bursts -system.physmem.perBankWrBursts::8 7138 # Per bank write bursts -system.physmem.perBankWrBursts::9 6708 # Per bank write bursts -system.physmem.perBankWrBursts::10 7428 # Per bank write bursts -system.physmem.perBankWrBursts::11 6991 # Per bank write bursts -system.physmem.perBankWrBursts::12 7147 # Per bank write bursts -system.physmem.perBankWrBursts::13 7895 # Per bank write bursts -system.physmem.perBankWrBursts::14 8063 # Per bank write bursts -system.physmem.perBankWrBursts::15 7810 # Per bank write bursts +system.physmem.perBankRdBursts::0 25445 # Per bank write bursts +system.physmem.perBankRdBursts::1 25617 # Per bank write bursts +system.physmem.perBankRdBursts::2 25496 # Per bank write bursts +system.physmem.perBankRdBursts::3 25620 # Per bank write bursts +system.physmem.perBankRdBursts::4 25117 # Per bank write bursts +system.physmem.perBankRdBursts::5 25178 # Per bank write bursts +system.physmem.perBankRdBursts::6 24740 # Per bank write bursts +system.physmem.perBankRdBursts::7 24558 # Per bank write bursts +system.physmem.perBankRdBursts::8 25032 # Per bank write bursts +system.physmem.perBankRdBursts::9 25302 # Per bank write bursts +system.physmem.perBankRdBursts::10 25290 # Per bank write bursts +system.physmem.perBankRdBursts::11 25006 # Per bank write bursts +system.physmem.perBankRdBursts::12 24377 # Per bank write bursts +system.physmem.perBankRdBursts::13 25425 # Per bank write bursts +system.physmem.perBankRdBursts::14 25800 # Per bank write bursts +system.physmem.perBankRdBursts::15 25695 # Per bank write bursts +system.physmem.perBankWrBursts::0 7802 # Per bank write bursts +system.physmem.perBankWrBursts::1 7592 # Per bank write bursts +system.physmem.perBankWrBursts::2 7774 # Per bank write bursts +system.physmem.perBankWrBursts::3 7602 # Per bank write bursts +system.physmem.perBankWrBursts::4 7239 # Per bank write bursts +system.physmem.perBankWrBursts::5 7182 # Per bank write bursts +system.physmem.perBankWrBursts::6 6741 # Per bank write bursts +system.physmem.perBankWrBursts::7 6416 # Per bank write bursts +system.physmem.perBankWrBursts::8 7149 # Per bank write bursts +system.physmem.perBankWrBursts::9 6926 # Per bank write bursts +system.physmem.perBankWrBursts::10 7200 # Per bank write bursts +system.physmem.perBankWrBursts::11 7003 # Per bank write bursts +system.physmem.perBankWrBursts::12 6957 # Per bank write bursts +system.physmem.perBankWrBursts::13 7880 # Per bank write bursts +system.physmem.perBankWrBursts::14 8017 # Per bank write bursts +system.physmem.perBankWrBursts::15 7915 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 12 # Number of times write queue was full causing retry -system.physmem.totGap 1862036687500 # Total gap between requests +system.physmem.numWrRetry 50 # Number of times write queue was full causing retry +system.physmem.totGap 1865006319500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 403846 # Read request sizes (log2) +system.physmem.readPktSize::6 403805 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 117638 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 315267 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 36112 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 28338 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 23939 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 68 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see +system.physmem.writePktSize::6 117412 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 314207 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 36490 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 28744 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 24151 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 88 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see @@ -149,195 +149,207 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1560 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2800 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 3376 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4390 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5897 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6646 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7683 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 9037 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7269 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7983 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 8709 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7918 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7106 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7375 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7621 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5960 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5674 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 291 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 196 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 199 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 189 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 164 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 177 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 175 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 212 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 160 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 167 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 141 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 205 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 154 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 175 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 112 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 123 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 110 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 104 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 74 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 73 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 63 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 74 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 35 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 32 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 61611 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 541.558358 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 333.246769 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 417.180517 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 13396 21.74% 21.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10505 17.05% 38.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5359 8.70% 47.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2621 4.25% 51.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2461 3.99% 55.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1425 2.31% 58.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1507 2.45% 60.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1351 2.19% 62.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 22986 37.31% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 61611 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5236 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 77.104660 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2917.579007 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 5233 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 1450 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2607 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3214 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4203 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5585 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6297 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7150 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 8264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6799 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7310 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7943 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7596 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6918 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6963 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6888 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7091 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6192 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 746 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 476 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 325 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 301 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 278 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 308 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 376 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 400 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 320 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 341 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 298 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 305 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 280 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 188 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 230 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 218 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 268 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 210 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 305 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 175 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 312 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 95 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 103 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 61234 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 544.625012 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 334.721385 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 417.137572 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 13321 21.75% 21.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 10685 17.45% 39.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4509 7.36% 46.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2718 4.44% 51.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2169 3.54% 54.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1832 2.99% 57.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1887 3.08% 60.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1551 2.53% 63.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 22562 36.85% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 61234 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5157 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 78.280396 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2939.585639 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 5154 99.94% 99.94% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5236 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5236 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 22.461994 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 19.033018 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 22.013556 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-23 4631 88.45% 88.45% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-31 42 0.80% 89.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-39 243 4.64% 93.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-47 21 0.40% 94.29% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-55 6 0.11% 94.40% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-63 10 0.19% 94.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-71 6 0.11% 94.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-79 2 0.04% 94.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-87 20 0.38% 95.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-95 23 0.44% 95.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-103 185 3.53% 99.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-111 2 0.04% 99.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-119 3 0.06% 99.20% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-127 1 0.02% 99.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-135 7 0.13% 99.35% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-143 1 0.02% 99.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-151 1 0.02% 99.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-159 3 0.06% 99.45% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-167 2 0.04% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::168-175 11 0.21% 99.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-183 1 0.02% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-191 1 0.02% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-199 2 0.04% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-215 3 0.06% 99.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-231 7 0.13% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-263 1 0.02% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::264-271 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5236 # Writes before turning the bus around for reads -system.physmem.totQLat 3726058000 # Total ticks spent queuing -system.physmem.totMemAccLat 11296145500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2018690000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9228.90 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5157 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5157 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.764204 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.942160 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 24.363230 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-23 4631 89.80% 89.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-31 32 0.62% 90.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-39 183 3.55% 93.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-47 6 0.12% 94.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-55 4 0.08% 94.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-63 9 0.17% 94.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-71 9 0.17% 94.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-79 4 0.08% 94.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-87 32 0.62% 95.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-95 5 0.10% 95.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-103 155 3.01% 98.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-111 14 0.27% 98.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-119 9 0.17% 98.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-127 2 0.04% 98.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-135 9 0.17% 98.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-143 4 0.08% 99.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::152-159 1 0.02% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-167 2 0.04% 99.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::168-175 8 0.16% 99.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-183 6 0.12% 99.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::184-191 10 0.19% 99.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-199 10 0.19% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::200-207 1 0.02% 99.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-215 1 0.02% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::216-223 4 0.08% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-231 2 0.04% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::248-255 1 0.02% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-263 1 0.02% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::264-271 2 0.04% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5157 # Writes before turning the bus around for reads +system.physmem.totQLat 7801574500 # Total ticks spent queuing +system.physmem.totMemAccLat 15370912000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2018490000 # Total ticks spent in databus transfers +system.physmem.avgQLat 19325.27 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27978.90 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 13.88 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 4.04 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 13.88 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 4.04 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 38075.27 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 13.85 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 4.03 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 13.86 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 4.03 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.14 # Data bus utilization in percentage system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.98 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.95 # Average write queue length when enqueuing -system.physmem.readRowHits 364089 # Number of row buffer hits during reads -system.physmem.writeRowHits 95648 # Number of row buffer hits during writes -system.physmem.readRowHitRate 90.18 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 81.31 # Row buffer hit rate for writes -system.physmem.avgGap 3570649.70 # Average gap between requests -system.physmem.pageHitRate 88.18 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 230882400 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 125977500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1577823000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 378632880 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 121619072640 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 56327619735 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1067810937000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1248070945155 # Total energy per rank (pJ) -system.physmem_0.averagePower 670.272471 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1776230272500 # Time in different power states -system.physmem_0.memoryStateTime::REF 62177440000 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 23627517500 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 234896760 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 128167875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1571286600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 383486400 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 121619072640 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 56258103960 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1067871924000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1248066938235 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.270314 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1776335363750 # Time in different power states -system.physmem_1.memoryStateTime::REF 62177440000 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 23523591750 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 19539848 # Number of BP lookups -system.cpu.branchPred.condPredicted 16614646 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 591620 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 12579114 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5416634 # Number of BTB hits +system.physmem.avgRdQLen 1.96 # Average read queue length when enqueuing +system.physmem.avgWrQLen 25.64 # Average write queue length when enqueuing +system.physmem.readRowHits 364428 # Number of row buffer hits during reads +system.physmem.writeRowHits 95430 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.27 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.28 # Row buffer hit rate for writes +system.physmem.avgGap 3578176.31 # Average gap between requests +system.physmem.pageHitRate 88.25 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 214821180 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 114180165 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1440644940 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 304576560 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3637439520.000001 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 4203799590 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 238276320 # Energy for precharge background per rank (pJ) +system.physmem_0.actPowerDownEnergy 7970182890 # Energy for active power-down per rank (pJ) +system.physmem_0.prePowerDownEnergy 4260887040 # Energy for precharge power-down per rank (pJ) +system.physmem_0.selfRefreshEnergy 438967517640 # Energy for self refresh per rank (pJ) +system.physmem_0.totalEnergy 461353182075 # Total energy per rank (pJ) +system.physmem_0.averagePower 247.372821 # Core power per rank (mW) +system.physmem_0.totalIdleTime 1855132089750 # Total Idle time Per DRAM Rank +system.physmem_0.memoryStateTime::IDLE 377139000 # Time in different power states +system.physmem_0.memoryStateTime::REF 1545232000 # Time in different power states +system.physmem_0.memoryStateTime::SREF 1826595828250 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 11096155750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 7918821750 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 17478430750 # Time in different power states +system.physmem_1.actEnergy 222396720 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 118202865 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1441758780 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 308225340 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3641127360.000001 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 4165097730 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 227687040 # Energy for precharge background per rank (pJ) +system.physmem_1.actPowerDownEnergy 8135120370 # Energy for active power-down per rank (pJ) +system.physmem_1.prePowerDownEnergy 4246672320 # Energy for precharge power-down per rank (pJ) +system.physmem_1.selfRefreshEnergy 438904577085 # Energy for self refresh per rank (pJ) +system.physmem_1.totalEnergy 461412058890 # Total energy per rank (pJ) +system.physmem_1.averagePower 247.404390 # Core power per rank (mW) +system.physmem_1.totalIdleTime 1855277049250 # Total Idle time Per DRAM Rank +system.physmem_1.memoryStateTime::IDLE 349511250 # Time in different power states +system.physmem_1.memoryStateTime::REF 1546624000 # Time in different power states +system.physmem_1.memoryStateTime::SREF 1826382821500 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 11059060000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 7833171250 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 17840419500 # Time in different power states +system.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.branchPred.lookups 19540652 # Number of BP lookups +system.cpu.branchPred.condPredicted 16609155 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 593501 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 12781935 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5419166 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 43.060537 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1121926 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 41569 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 6087322 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 563395 # Number of indirect target hits. -system.cpu.branchPred.indirectMisses 5523927 # Number of indirect misses. -system.cpu.branchPredindirectMispredicted 264320 # Number of mispredicted indirect branches. +system.cpu.branchPred.BTBHitPct 42.397071 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1123794 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 42287 # Number of incorrect RAS predictions. +system.cpu.branchPred.indirectLookups 6265125 # Number of indirect predictor lookups. +system.cpu.branchPred.indirectHits 563559 # Number of indirect target hits. +system.cpu.branchPred.indirectMisses 5701566 # Number of indirect misses. +system.cpu.branchPredindirectMispredicted 264926 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 11126873 # DTB read hits -system.cpu.dtb.read_misses 49288 # DTB read misses -system.cpu.dtb.read_acv 612 # DTB read access violations -system.cpu.dtb.read_accesses 995471 # DTB read accesses -system.cpu.dtb.write_hits 6773971 # DTB write hits -system.cpu.dtb.write_misses 12183 # DTB write misses -system.cpu.dtb.write_acv 423 # DTB write access violations -system.cpu.dtb.write_accesses 345274 # DTB write accesses -system.cpu.dtb.data_hits 17900844 # DTB hits -system.cpu.dtb.data_misses 61471 # DTB misses -system.cpu.dtb.data_acv 1035 # DTB access violations -system.cpu.dtb.data_accesses 1340745 # DTB accesses -system.cpu.itb.fetch_hits 1815480 # ITB hits -system.cpu.itb.fetch_misses 10441 # ITB misses -system.cpu.itb.fetch_acv 750 # ITB acv -system.cpu.itb.fetch_accesses 1825921 # ITB accesses +system.cpu.dtb.read_hits 11133148 # DTB read hits +system.cpu.dtb.read_misses 49550 # DTB read misses +system.cpu.dtb.read_acv 604 # DTB read access violations +system.cpu.dtb.read_accesses 995639 # DTB read accesses +system.cpu.dtb.write_hits 6779390 # DTB write hits +system.cpu.dtb.write_misses 12217 # DTB write misses +system.cpu.dtb.write_acv 419 # DTB write access violations +system.cpu.dtb.write_accesses 345330 # DTB write accesses +system.cpu.dtb.data_hits 17912538 # DTB hits +system.cpu.dtb.data_misses 61767 # DTB misses +system.cpu.dtb.data_acv 1023 # DTB access violations +system.cpu.dtb.data_accesses 1340969 # DTB accesses +system.cpu.itb.fetch_hits 1814760 # ITB hits +system.cpu.itb.fetch_misses 10379 # ITB misses +system.cpu.itb.fetch_acv 753 # ITB acv +system.cpu.itb.fetch_accesses 1825139 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -352,146 +364,146 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.numPwrStateTransitions 12878 # Number of power state transitions system.cpu.pwrStateClkGateDist::samples 6439 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::mean 279534848.967231 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::stdev 439378966.267034 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::mean 279577818.217114 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::stdev 438970116.286468 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::1000-5e+10 6439 100.00% 100.00% # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::min_value 96000 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::min_value 62000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::total 6439 # Distribution of time spent in the clock gated state -system.cpu.pwrStateResidencyTicks::ON 62117170500 # Cumulative time (in ticks) in various power states -system.cpu.pwrStateResidencyTicks::CLK_GATED 1799924892500 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 124240781 # number of cpu cycles simulated +system.cpu.pwrStateResidencyTicks::ON 64810036000 # Cumulative time (in ticks) in various power states +system.cpu.pwrStateResidencyTicks::CLK_GATED 1800201571500 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 129626512 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 30188704 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 85612379 # Number of instructions fetch has processed -system.cpu.fetch.Branches 19539848 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 7101955 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 86725868 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1678156 # Number of cycles fetch has spent squashing +system.cpu.fetch.icacheStallCycles 30190363 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 85695972 # Number of instructions fetch has processed +system.cpu.fetch.Branches 19540652 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 7106519 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 91835709 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1682318 # Number of cycles fetch has spent squashing system.cpu.fetch.TlbCycles 61 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 31498 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 207275 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 432547 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 339 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 9909625 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 405389 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.MiscStallCycles 29737 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 207098 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 428060 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 576 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 9928105 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 408572 # Number of outstanding Icache misses that were squashed system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 118425370 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.722923 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.060283 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 123532763 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.693710 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.023135 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 102607090 86.64% 86.64% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1029926 0.87% 87.51% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2106958 1.78% 89.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 967243 0.82% 90.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2899427 2.45% 92.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 665654 0.56% 93.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 809857 0.68% 93.80% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1032032 0.87% 94.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 6307183 5.33% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 107696719 87.18% 87.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1032377 0.84% 88.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2107068 1.71% 89.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 968796 0.78% 90.51% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2908740 2.35% 92.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 664008 0.54% 93.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 809572 0.66% 94.05% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1033225 0.84% 94.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 6312258 5.11% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 118425370 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.157274 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.689084 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 24239485 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 81100635 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 10246732 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 2034421 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 804096 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 734883 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 35786 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 73972445 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 113808 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 804096 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 25248689 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 52456334 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 19565246 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 11202200 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 9148803 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 70966243 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 196842 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2117370 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 228092 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 4881037 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 47806174 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 85505184 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 85324382 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 168350 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 38176913 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 9629253 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1728484 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 276268 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 13926032 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 11656323 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 7221031 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1724354 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 1093863 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 62666856 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2206869 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 60507866 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 96262 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 11897215 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 5284366 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1545682 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 118425370 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.510937 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.257755 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 123532763 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.150746 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.661099 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 24222797 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 86210181 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 10254650 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 2038697 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 806437 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 738100 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 35530 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 74041720 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 113425 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 806437 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 25231796 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 56630169 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 20045874 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 11215615 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 9602870 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 71021126 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 199714 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2114917 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 266619 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 5298821 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 47846131 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 85558708 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 85377795 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 168460 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 38170817 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 9675306 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1730146 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 277278 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 13907871 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 11664536 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 7226725 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1727084 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1123210 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 62712842 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2208202 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 60540114 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 93631 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 11951500 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 5299174 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1546957 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 123532763 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.490073 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.235792 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 93896241 79.29% 79.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10410761 8.79% 88.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 4424184 3.74% 91.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 3178503 2.68% 94.50% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 3240709 2.74% 97.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 1606797 1.36% 98.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1097474 0.93% 99.52% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 434045 0.37% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 136656 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 98992964 80.13% 80.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10407106 8.42% 88.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 4428528 3.58% 92.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 3186499 2.58% 94.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 3245157 2.63% 97.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 1605158 1.30% 98.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1098083 0.89% 99.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 432605 0.35% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 136663 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 118425370 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 123532763 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 206587 16.63% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.63% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 638209 51.38% 68.02% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 397270 31.98% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 207032 16.67% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 1 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.67% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 637905 51.36% 68.03% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 397118 31.97% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 7277 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 40893641 67.58% 67.60% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 62155 0.10% 67.70% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 7276 0.01% 0.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 40915146 67.58% 67.60% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 62152 0.10% 67.70% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 38558 0.06% 67.76% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 38560 0.06% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued @@ -517,95 +529,95 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.77% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.77% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.77% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.77% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 11671611 19.29% 87.06% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 6881999 11.37% 98.43% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 948989 1.57% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 11677570 19.29% 87.06% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 6886648 11.38% 98.43% # Type of FU issued +system.cpu.iq.FU_type_0::IprAccess 949126 1.57% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 60507866 # Type of FU issued -system.cpu.iq.rate 0.487021 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1242066 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.020527 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 240042364 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 76433076 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 58286910 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 737065 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 359346 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 336745 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 61347086 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 395569 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 690461 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 60540114 # Type of FU issued +system.cpu.iq.rate 0.467035 # Inst issue rate +system.cpu.iq.fu_busy_cnt 1242056 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.020516 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 245211443 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 76534751 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 58316055 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 737234 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 359442 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 336937 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 61379174 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 395720 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 691177 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 2564224 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 3975 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 22069 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 843181 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 2573780 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3893 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 22128 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 849514 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 17987 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 463704 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 18020 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 462679 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 804096 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 49123510 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 920451 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 68850753 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 204809 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 11656323 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 7221031 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1958834 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 45972 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 671584 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 22069 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 229357 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 628132 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 857489 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 59656852 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 11208773 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 851013 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 806437 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 52697038 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1357053 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 68903527 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 198807 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 11664536 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 7226725 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1959166 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 45872 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1108146 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 22128 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 230653 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 630212 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 860865 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 59685899 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 11215511 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 854214 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3977028 # number of nop insts executed -system.cpu.iew.exec_refs 18015122 # number of memory reference insts executed -system.cpu.iew.exec_branches 9379233 # Number of branches executed -system.cpu.iew.exec_stores 6806349 # Number of stores executed -system.cpu.iew.exec_rate 0.480171 # Inst execution rate -system.cpu.iew.wb_sent 58867691 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 58623655 # cumulative count of insts written-back -system.cpu.iew.wb_producers 29756177 # num instructions producing a value -system.cpu.iew.wb_consumers 41250197 # num instructions consuming a value -system.cpu.iew.wb_rate 0.471855 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.721358 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 12492004 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 661187 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 767634 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 116265516 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.483093 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.421972 # Number of insts commited each cycle +system.cpu.iew.exec_nop 3982483 # number of nop insts executed +system.cpu.iew.exec_refs 18027322 # number of memory reference insts executed +system.cpu.iew.exec_branches 9384105 # Number of branches executed +system.cpu.iew.exec_stores 6811811 # Number of stores executed +system.cpu.iew.exec_rate 0.460445 # Inst execution rate +system.cpu.iew.wb_sent 58897557 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 58652992 # cumulative count of insts written-back +system.cpu.iew.wb_producers 29769052 # num instructions producing a value +system.cpu.iew.wb_consumers 41264413 # num instructions consuming a value +system.cpu.iew.wb_rate 0.452477 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.721422 # average fanout of values written-back +system.cpu.commit.commitSquashedInsts 12552458 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 661245 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 769809 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 121361631 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.462746 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.395074 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 96403146 82.92% 82.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 7978599 6.86% 89.78% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4192375 3.61% 93.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2264506 1.95% 95.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1757271 1.51% 96.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 632678 0.54% 97.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 482043 0.41% 97.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 513720 0.44% 98.24% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2041178 1.76% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 101505032 83.64% 83.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 7973925 6.57% 90.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4190958 3.45% 93.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2263923 1.87% 95.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1758393 1.45% 96.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 630847 0.52% 97.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 481222 0.40% 97.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 521755 0.43% 98.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2035576 1.68% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 116265516 # Number of insts commited each cycle -system.cpu.commit.committedInsts 56167063 # Number of instructions committed -system.cpu.commit.committedOps 56167063 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 121361631 # Number of insts commited each cycle +system.cpu.commit.committedInsts 56159642 # Number of instructions committed +system.cpu.commit.committedOps 56159642 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 15469949 # Number of memory references committed -system.cpu.commit.loads 9092099 # Number of loads committed -system.cpu.commit.membars 226348 # Number of memory barriers committed -system.cpu.commit.branches 8440307 # Number of branches committed +system.cpu.commit.refs 15467967 # Number of memory references committed +system.cpu.commit.loads 9090756 # Number of loads committed +system.cpu.commit.membars 226364 # Number of memory barriers committed +system.cpu.commit.branches 8439956 # Number of branches committed system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. -system.cpu.commit.int_insts 52016709 # Number of committed integer instructions. -system.cpu.commit.function_calls 740521 # Number of function calls committed. -system.cpu.commit.op_class_0::No_OpClass 3197831 5.69% 5.69% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 36215597 64.48% 70.17% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 60674 0.11% 70.28% # Class of committed instruction +system.cpu.commit.int_insts 52009640 # Number of committed integer instructions. +system.cpu.commit.function_calls 740476 # Number of function calls committed. +system.cpu.commit.op_class_0::No_OpClass 3197376 5.69% 5.69% # Class of committed instruction +system.cpu.commit.op_class_0::IntAlu 36210459 64.48% 70.17% # Class of committed instruction +system.cpu.commit.op_class_0::IntMult 60672 0.11% 70.28% # Class of committed instruction system.cpu.commit.op_class_0::IntDiv 0 0.00% 70.28% # Class of committed instruction system.cpu.commit.op_class_0::FloatAdd 38085 0.07% 70.35% # Class of committed instruction system.cpu.commit.op_class_0::FloatCmp 0 0.00% 70.35% # Class of committed instruction @@ -633,544 +645,544 @@ system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 70.35% # system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 70.35% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 70.35% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.35% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 9318447 16.59% 86.94% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 6383804 11.37% 98.31% # Class of committed instruction -system.cpu.commit.op_class_0::IprAccess 948989 1.69% 100.00% # Class of committed instruction +system.cpu.commit.op_class_0::MemRead 9317120 16.59% 86.94% # Class of committed instruction +system.cpu.commit.op_class_0::MemWrite 6383168 11.37% 98.31% # Class of committed instruction +system.cpu.commit.op_class_0::IprAccess 949126 1.69% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 56167063 # Class of committed instruction -system.cpu.commit.bw_lim_events 2041178 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 182633884 # The number of ROB reads -system.cpu.rob.rob_writes 139481914 # The number of ROB writes -system.cpu.timesIdled 555871 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 5815411 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 3599843346 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 52976505 # Number of Instructions Simulated -system.cpu.committedOps 52976505 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 2.345205 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.345205 # CPI: Total CPI of All Threads -system.cpu.ipc 0.426402 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.426402 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 77842014 # number of integer regfile reads -system.cpu.int_regfile_writes 42572961 # number of integer regfile writes -system.cpu.fp_regfile_reads 166584 # number of floating regfile reads -system.cpu.fp_regfile_writes 175742 # number of floating regfile writes -system.cpu.misc_regfile_reads 2001057 # number of misc regfile reads -system.cpu.misc_regfile_writes 939419 # number of misc regfile writes -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 1405448 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.994324 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 12624146 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1405960 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 8.979022 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 26885500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.994324 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999989 # Average percentage of cache occupancy +system.cpu.commit.op_class_0::total 56159642 # Class of committed instruction +system.cpu.commit.bw_lim_events 2035576 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 187788618 # The number of ROB reads +system.cpu.rob.rob_writes 139599579 # The number of ROB writes +system.cpu.timesIdled 556181 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 6093749 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 3600396704 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 52969539 # Number of Instructions Simulated +system.cpu.committedOps 52969539 # Number of Ops (including micro ops) Simulated +system.cpu.cpi 2.447190 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.447190 # CPI: Total CPI of All Threads +system.cpu.ipc 0.408632 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.408632 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 77875565 # number of integer regfile reads +system.cpu.int_regfile_writes 42594378 # number of integer regfile writes +system.cpu.fp_regfile_reads 166655 # number of floating regfile reads +system.cpu.fp_regfile_writes 175866 # number of floating regfile writes +system.cpu.misc_regfile_reads 2002132 # number of misc regfile reads +system.cpu.misc_regfile_writes 939499 # number of misc regfile writes +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.replacements 1405977 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.994060 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 12626898 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1406489 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 8.977602 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 28232500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.994060 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999988 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999988 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 415 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 95 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 414 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 96 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 67117469 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 67117469 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 8015814 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 8015814 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4179783 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4179783 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 212605 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 212605 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 215671 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 215671 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 12195597 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 12195597 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 12195597 # number of overall hits -system.cpu.dcache.overall_hits::total 12195597 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1813103 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1813103 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1967603 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1967603 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 23208 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 23208 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 90 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 90 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3780706 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3780706 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3780706 # number of overall misses -system.cpu.dcache.overall_misses::total 3780706 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 42125006500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 42125006500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 80961387023 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 80961387023 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 351774000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 351774000 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 1258000 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 1258000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 123086393523 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 123086393523 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 123086393523 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 123086393523 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9828917 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9828917 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6147386 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6147386 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 235813 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 235813 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 215761 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 215761 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15976303 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15976303 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15976303 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15976303 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.184466 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.184466 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.320071 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.320071 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.098417 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.098417 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000417 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000417 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.236645 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.236645 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.236645 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.236645 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23233.653300 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 23233.653300 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41147.216701 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 41147.216701 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15157.445708 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15157.445708 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13977.777778 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13977.777778 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 32556.457319 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 32556.457319 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 32556.457319 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 32556.457319 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 4549830 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 3359 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 133574 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 36 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 34.062243 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 93.305556 # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 843871 # number of writebacks -system.cpu.dcache.writebacks::total 843871 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 713283 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 713283 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1678038 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1678038 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 6508 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 6508 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2391321 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2391321 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2391321 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2391321 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1099820 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1099820 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289565 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 289565 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16700 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 16700 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 90 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 90 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1389385 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1389385 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1389385 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1389385 # number of overall MSHR misses +system.cpu.dcache.tags.tag_accesses 67141007 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 67141007 # Number of data accesses +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 8018368 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 8018368 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4180367 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4180367 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 212226 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 212226 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 215667 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 215667 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 12198735 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 12198735 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 12198735 # number of overall hits +system.cpu.dcache.overall_hits::total 12198735 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1817070 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1817070 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1966374 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1966374 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 23459 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 23459 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 98 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 98 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3783444 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3783444 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3783444 # number of overall misses +system.cpu.dcache.overall_misses::total 3783444 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 45126424500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 45126424500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 92431305073 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 92431305073 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 416761500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 416761500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 1368500 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 1368500 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 137557729573 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 137557729573 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 137557729573 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 137557729573 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9835438 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9835438 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6146741 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6146741 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 235685 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 235685 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 215765 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 215765 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15982179 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15982179 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15982179 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15982179 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.184747 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.184747 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.319905 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.319905 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.099535 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.099535 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000454 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000454 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.236729 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.236729 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.236729 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.236729 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24834.719906 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 24834.719906 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47005.963806 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47005.963806 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17765.527090 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17765.527090 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13964.285714 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13964.285714 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 36357.807747 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 36357.807747 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 36357.807747 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 36357.807747 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 4938618 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 4294 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 133157 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 28 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 37.088685 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 153.357143 # average number of cycles each access was blocked +system.cpu.dcache.writebacks::writebacks 844399 # number of writebacks +system.cpu.dcache.writebacks::total 844399 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 716933 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 716933 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1676859 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1676859 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 6505 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 6505 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2393792 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2393792 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2393792 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2393792 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1100137 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1100137 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289515 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 289515 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16954 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 16954 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 98 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 98 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1389652 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1389652 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1389652 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1389652 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9598 # number of WriteReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::total 9598 # number of WriteReq MSHR uncacheable -system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16528 # number of overall MSHR uncacheable misses -system.cpu.dcache.overall_mshr_uncacheable_misses::total 16528 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30901101000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 30901101000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12647974805 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 12647974805 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 208768500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 208768500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 1168000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 1168000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 43549075805 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 43549075805 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 43549075805 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 43549075805 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1535163500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1535163500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1535163500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 1535163500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.111896 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.111896 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047104 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047104 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.070819 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.070819 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000417 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000417 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.086965 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.086965 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.086965 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.086965 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28096.507610 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28096.507610 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43679.225062 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43679.225062 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12501.107784 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12501.107784 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12977.777778 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12977.777778 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31344.138453 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 31344.138453 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31344.138453 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 31344.138453 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221524.314574 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221524.314574 # average ReadReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92882.593175 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92882.593175 # average overall mshr uncacheable latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 1075014 # number of replacements -system.cpu.icache.tags.tagsinuse 509.176961 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 8765751 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1075522 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 8.150229 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 28399256500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.176961 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.994486 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.994486 # Average percentage of cache occupancy +system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9599 # number of WriteReq MSHR uncacheable +system.cpu.dcache.WriteReq_mshr_uncacheable::total 9599 # number of WriteReq MSHR uncacheable +system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16529 # number of overall MSHR uncacheable misses +system.cpu.dcache.overall_mshr_uncacheable_misses::total 16529 # number of overall MSHR uncacheable misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33017901000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 33017901000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14364764991 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 14364764991 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 212848500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 212848500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 1270500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 1270500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47382665991 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 47382665991 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47382665991 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 47382665991 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1535128000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1535128000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1535128000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 1535128000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.111854 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.111854 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047101 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047101 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.071935 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.071935 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000454 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000454 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.086950 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.086950 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.086950 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.086950 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30012.535711 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30012.535711 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49616.651956 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49616.651956 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12554.470921 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12554.470921 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12964.285714 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12964.285714 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34096.785376 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 34096.785376 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34096.785376 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 34096.785376 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221519.191919 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221519.191919 # average ReadReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92874.826063 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92874.826063 # average overall mshr uncacheable latency +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.icache.tags.replacements 1076759 # number of replacements +system.cpu.icache.tags.tagsinuse 509.003606 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 8782144 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1077267 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 8.152245 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 30283847500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.003606 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.994148 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.994148 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 508 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 135 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 300 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 127 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 306 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.992188 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 10985459 # Number of tag accesses -system.cpu.icache.tags.data_accesses 10985459 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 8765751 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 8765751 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 8765751 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 8765751 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 8765751 # number of overall hits -system.cpu.icache.overall_hits::total 8765751 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1143868 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1143868 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1143868 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1143868 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1143868 # number of overall misses -system.cpu.icache.overall_misses::total 1143868 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15979138992 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15979138992 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15979138992 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15979138992 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15979138992 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15979138992 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 9909619 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 9909619 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 9909619 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 9909619 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 9909619 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 9909619 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115430 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.115430 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.115430 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.115430 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.115430 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.115430 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13969.390692 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13969.390692 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13969.390692 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13969.390692 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13969.390692 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13969.390692 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 7656 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 11005677 # Number of tag accesses +system.cpu.icache.tags.data_accesses 11005677 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 8782144 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 8782144 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 8782144 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 8782144 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 8782144 # number of overall hits +system.cpu.icache.overall_hits::total 8782144 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1145952 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1145952 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1145952 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1145952 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1145952 # number of overall misses +system.cpu.icache.overall_misses::total 1145952 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 16332614990 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 16332614990 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 16332614990 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 16332614990 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 16332614990 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 16332614990 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 9928096 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 9928096 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 9928096 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 9928096 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 9928096 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 9928096 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115425 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.115425 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.115425 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.115425 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.115425 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.115425 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14252.442502 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 14252.442502 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14252.442502 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 14252.442502 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14252.442502 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 14252.442502 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 8348 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 228 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 326 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 33.578947 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 25.607362 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 1075014 # number of writebacks -system.cpu.icache.writebacks::total 1075014 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 68028 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 68028 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 68028 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 68028 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 68028 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 68028 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1075840 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1075840 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1075840 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1075840 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1075840 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1075840 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14160831996 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14160831996 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14160831996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14160831996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14160831996 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14160831996 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108565 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108565 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108565 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.108565 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108565 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.108565 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13162.581793 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13162.581793 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13162.581793 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 13162.581793 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13162.581793 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 13162.581793 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 338638 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65427.252545 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 4555596 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 404160 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 11.271764 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 5985561000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 253.752588 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 5311.170770 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 59862.329187 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.003872 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.081042 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.913427 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.998341 # Average percentage of cache occupancy +system.cpu.icache.writebacks::writebacks 1076759 # number of writebacks +system.cpu.icache.writebacks::total 1076759 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 68371 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 68371 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 68371 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 68371 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 68371 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 68371 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1077581 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1077581 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1077581 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1077581 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1077581 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1077581 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14423902993 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14423902993 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14423902993 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14423902993 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14423902993 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14423902993 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108539 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.108539 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.108539 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13385.446656 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13385.446656 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13385.446656 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 13385.446656 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13385.446656 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 13385.446656 # average overall mshr miss latency +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.tags.replacements 338614 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65420.353665 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4559964 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 404136 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 11.283241 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 6414398000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 255.266765 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 5296.205124 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 59868.881776 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.003895 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.080814 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.913527 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.998235 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 896 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 449 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5579 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58592 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 448 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5602 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58570 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 40086542 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 40086542 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackDirty_hits::writebacks 843871 # number of WritebackDirty hits -system.cpu.l2cache.WritebackDirty_hits::total 843871 # number of WritebackDirty hits -system.cpu.l2cache.WritebackClean_hits::writebacks 1074552 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 1074552 # number of WritebackClean hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 74 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 74 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 90 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 90 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 185367 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 185367 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1060413 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 1060413 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 831413 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 831413 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 1060413 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1016780 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2077193 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 1060413 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1016780 # number of overall hits -system.cpu.l2cache.overall_hits::total 2077193 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 8 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 8 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 114699 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 114699 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 15055 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 15055 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 274527 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 274527 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 15055 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 389226 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 404281 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 15055 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 389226 # number of overall misses -system.cpu.l2cache.overall_misses::total 404281 # number of overall misses -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 387500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 387500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10326275500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 10326275500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1274090500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 1274090500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 20279625500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 20279625500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1274090500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 30605901000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 31879991500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1274090500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 30605901000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 31879991500 # number of overall miss cycles -system.cpu.l2cache.WritebackDirty_accesses::writebacks 843871 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::total 843871 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::writebacks 1074552 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 1074552 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 82 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 82 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 90 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 90 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 300066 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 300066 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1075468 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 1075468 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1105940 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1105940 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1075468 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1406006 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2481474 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1075468 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1406006 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2481474 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.097561 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.097561 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.382246 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.382246 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013999 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013999 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.248230 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.248230 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.013999 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.276831 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.162920 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.013999 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.276831 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.162920 # miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 48437.500000 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 48437.500000 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90029.342017 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90029.342017 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 84629.060113 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 84629.060113 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 73871.151107 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 73871.151107 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 84629.060113 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78632.724946 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 78856.022173 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 84629.060113 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78632.724946 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 78856.022173 # average overall miss latency +system.cpu.l2cache.tags.tag_accesses 40121077 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 40121077 # Number of data accesses +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.WritebackDirty_hits::writebacks 844399 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 844399 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 1076079 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 1076079 # number of WritebackClean hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 69 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 69 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 98 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 98 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 185276 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 185276 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1062141 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 1062141 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 832063 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 832063 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 1062141 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1017339 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2079480 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 1062141 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1017339 # number of overall hits +system.cpu.l2cache.overall_hits::total 2079480 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 9 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 9 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 114725 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 114725 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 15044 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 15044 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 274467 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 274467 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 15044 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 389192 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 404236 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 15044 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 389192 # number of overall misses +system.cpu.l2cache.overall_misses::total 404236 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 418500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 418500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12044968500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 12044968500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1516847000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 1516847000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 22392456000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 22392456000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1516847000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 34437424500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 35954271500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1516847000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 34437424500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 35954271500 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 844399 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 844399 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 1076079 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 1076079 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 78 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 78 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 98 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 98 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 300001 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 300001 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1077185 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 1077185 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1106530 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1106530 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1077185 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1406531 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2483716 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1077185 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1406531 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2483716 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.115385 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.115385 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.382415 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.382415 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013966 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013966 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.248043 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.248043 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.013966 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.276703 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.162755 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.013966 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.276703 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.162755 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 46500 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 46500 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 104989.919372 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 104989.919372 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 100827.373039 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 100827.373039 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81585.239756 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81585.239756 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 100827.373039 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88484.410008 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 88943.764286 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 100827.373039 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88484.410008 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 88943.764286 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.writebacks::writebacks 76126 # number of writebacks -system.cpu.l2cache.writebacks::total 76126 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 75900 # number of writebacks +system.cpu.l2cache.writebacks::total 75900 # number of writebacks system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 8 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 8 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 114699 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 114699 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 15054 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 15054 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 274527 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 274527 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 15054 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 389226 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 404280 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 15054 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 389226 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 404280 # number of overall MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 9 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 9 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 114725 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 114725 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 15043 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 15043 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 274467 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 274467 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 15043 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 389192 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 404235 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 15043 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 389192 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 404235 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9598 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9598 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16528 # number of overall MSHR uncacheable misses -system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16528 # number of overall MSHR uncacheable misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 307500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 307500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9179285500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9179285500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1123478500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1123478500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 17540240000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 17540240000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1123478500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 26719525500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 27843004000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1123478500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 26719525500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 27843004000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1448524000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1448524000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1448524000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1448524000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.097561 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.097561 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.382246 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.382246 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013998 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013998 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.248230 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248230 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013998 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.276831 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.162919 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013998 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.276831 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.162919 # mshr miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 38437.500000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 38437.500000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80029.342017 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80029.342017 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74629.899030 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 74629.899030 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 63892.586157 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63892.586157 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 74629.899030 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68647.843412 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68870.594637 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 74629.899030 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68647.843412 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68870.594637 # average overall mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209022.222222 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 209022.222222 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87640.609874 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87640.609874 # average overall mshr uncacheable latency -system.cpu.toL2Bus.snoop_filter.tot_requests 4962480 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 2480820 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 2159 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 950 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 950 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9599 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9599 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16529 # number of overall MSHR uncacheable misses +system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16529 # number of overall MSHR uncacheable misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 328500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 328500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10897718500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10897718500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1366325500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1366325500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19653014500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19653014500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1366325500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 30550733000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 31917058500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1366325500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 30550733000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 31917058500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1448486500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1448486500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1448486500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1448486500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.115385 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.115385 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.382415 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.382415 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013965 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.248043 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248043 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.276703 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.162754 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.276703 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.162754 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 36500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 36500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 94989.919372 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 94989.919372 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90827.993086 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 90827.993086 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71604.289405 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71604.289405 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 90827.993086 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78497.844252 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 78956.692271 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 90827.993086 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78497.844252 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78956.692271 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209016.810967 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 209016.810967 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87633.038901 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87633.038901 # average overall mshr uncacheable latency +system.cpu.toL2Bus.snoop_filter.tot_requests 4967024 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2483092 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 2362 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 951 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 951 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.cpu.toL2Bus.trans_dist::ReadReq 6930 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2188821 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 9598 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 9598 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackDirty 919997 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 1075014 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 824089 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 82 # Transaction distribution -system.cpu.toL2Bus.trans_dist::SCUpgradeReq 90 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 172 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 300066 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 300066 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 1075840 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1106100 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 45 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateReq 254 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3226322 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4251016 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7477338 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 137630848 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 144043380 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 281674228 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 339580 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 4905856 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 2837598 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.001208 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.034736 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 2191157 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 9599 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 9599 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 920299 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 1076759 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 824292 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 78 # Transaction distribution +system.cpu.toL2Bus.trans_dist::SCUpgradeReq 98 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 176 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 300001 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 300001 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 1077581 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1106690 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 40 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateReq 237 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3231525 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4252605 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7484130 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 137852416 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 144111100 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 281963516 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 339563 # Total snoops (count) +system.cpu.toL2Bus.snoopTraffic 4892928 # Total snoop traffic (bytes) +system.cpu.toL2Bus.snoop_fanout::samples 2839828 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.001278 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.035720 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 2834170 99.88% 99.88% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 3428 0.12% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 2836200 99.87% 99.87% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 3628 0.13% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 2837598 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 4413188000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 2839828 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4417734000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 291883 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1614811393 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1617399440 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2121037981 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2121770107 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -1184,12 +1196,12 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.iobus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 7103 # Transaction distribution system.iobus.trans_dist::ReadResp 7103 # Transaction distribution -system.iobus.trans_dist::WriteReq 51150 # Transaction distribution -system.iobus.trans_dist::WriteResp 51150 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5052 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 51151 # Transaction distribution +system.iobus.trans_dist::WriteResp 51151 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5054 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1006 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -1198,11 +1210,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 1812 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 33056 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 33058 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 116506 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20208 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 116508 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20216 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2717 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1211,50 +1223,50 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 44148 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 44156 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 2705756 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 5361000 # Layer occupancy (ticks) +system.iobus.pkt_size::total 2705764 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 5359000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 820500 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 816500 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 10500 # Layer occupancy (ticks) +system.iobus.reqLayer2.occupancy 11000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 177500 # Layer occupancy (ticks) +system.iobus.reqLayer22.occupancy 178500 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 14040000 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 14034000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer24.occupancy 2177500 # Layer occupancy (ticks) +system.iobus.reqLayer24.occupancy 2179500 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 6050500 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 6056500 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer26.occupancy 91500 # Layer occupancy (ticks) +system.iobus.reqLayer26.occupancy 92500 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 216173801 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 216222032 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 23458000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 23459000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) system.iobus.respLayer1.occupancy 41946000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.258860 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.265413 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1712294555000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.258860 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.078679 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.078679 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1714256790000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.265413 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.079088 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.079088 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 375525 # Number of tag accesses system.iocache.tags.data_accesses 375525 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses @@ -1263,14 +1275,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21845883 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21845883 # number of ReadReq miss cycles -system.iocache.WriteLineReq_miss_latency::tsunami.ide 4858784918 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 4858784918 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4880630801 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4880630801 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4880630801 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4880630801 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21932883 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21932883 # number of ReadReq miss cycles +system.iocache.WriteLineReq_miss_latency::tsunami.ide 4939835149 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 4939835149 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4961768032 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4961768032 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4961768032 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4961768032 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) @@ -1287,19 +1299,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126276.780347 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 126276.780347 # average ReadReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116932.636648 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 116932.636648 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 116971.379293 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 116971.379293 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 116971.379293 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 116971.379293 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 8 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126779.670520 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 126779.670520 # average ReadReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118883.210170 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 118883.210170 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 118915.950437 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 118915.950437 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 118915.950437 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 118915.950437 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 2115 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 1 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 16 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 132.187500 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41512 # number of writebacks system.iocache.writebacks::total 41512 # number of writebacks @@ -1311,14 +1323,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13195883 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 13195883 # number of ReadReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2778792164 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 2778792164 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 2791988047 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 2791988047 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 2791988047 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 2791988047 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13282883 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 13282883 # number of ReadReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2859804565 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 2859804565 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 2873087448 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 2873087448 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 2873087448 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 2873087448 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses @@ -1327,75 +1339,75 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76276.780347 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 76276.780347 # average ReadReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66875.052079 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66875.052079 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66914.033481 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 66914.033481 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66914.033481 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 66914.033481 # average overall mshr miss latency -system.membus.snoop_filter.tot_requests 825555 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 380464 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76779.670520 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 76779.670520 # average ReadReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68824.715176 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68824.715176 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68857.697975 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 68857.697975 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68857.697975 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 68857.697975 # average overall mshr miss latency +system.membus.snoop_filter.tot_requests 825525 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 380458 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_requests 414 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 6930 # Transaction distribution -system.membus.trans_dist::ReadResp 296639 # Transaction distribution -system.membus.trans_dist::WriteReq 9598 # Transaction distribution -system.membus.trans_dist::WriteResp 9598 # Transaction distribution -system.membus.trans_dist::WritebackDirty 117638 # Transaction distribution -system.membus.trans_dist::CleanEvict 261892 # Transaction distribution -system.membus.trans_dist::UpgradeReq 135 # Transaction distribution +system.membus.trans_dist::ReadResp 296573 # Transaction distribution +system.membus.trans_dist::WriteReq 9599 # Transaction distribution +system.membus.trans_dist::WriteResp 9599 # Transaction distribution +system.membus.trans_dist::WritebackDirty 117412 # Transaction distribution +system.membus.trans_dist::CleanEvict 262094 # Transaction distribution +system.membus.trans_dist::UpgradeReq 137 # Transaction distribution system.membus.trans_dist::UpgradeResp 3 # Transaction distribution -system.membus.trans_dist::ReadExReq 114572 # Transaction distribution -system.membus.trans_dist::ReadExResp 114572 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 289754 # Transaction distribution -system.membus.trans_dist::BadAddressError 45 # Transaction distribution +system.membus.trans_dist::ReadExReq 114597 # Transaction distribution +system.membus.trans_dist::ReadExResp 114597 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 289683 # Transaction distribution +system.membus.trans_dist::BadAddressError 40 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33056 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1145919 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 90 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1179065 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33058 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1145815 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 80 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1178953 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83425 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 83425 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1262490 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44148 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30717248 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30761396 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1262378 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44156 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30700160 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30744316 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2657728 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2657728 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 33419124 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 33402044 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 438 # Total snoops (count) system.membus.snoopTraffic 27840 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 462541 # Request fanout histogram -system.membus.snoop_fanout::mean 0.001500 # Request fanout histogram -system.membus.snoop_fanout::stdev 0.038706 # Request fanout histogram +system.membus.snoop_fanout::samples 462498 # Request fanout histogram +system.membus.snoop_fanout::mean 0.001464 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.038232 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 461847 99.85% 99.85% # Request fanout histogram -system.membus.snoop_fanout::1 694 0.15% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 461821 99.85% 99.85% # Request fanout histogram +system.membus.snoop_fanout::1 677 0.15% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 462541 # Request fanout histogram -system.membus.reqLayer0.occupancy 28740000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 462498 # Request fanout histogram +system.membus.reqLayer0.occupancy 28738500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1314155780 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1313413567 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 57000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 48500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 2139053000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2137867250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer2.occupancy 918617 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 917617 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1427,52 +1439,52 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1862042063000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 6439 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 210996 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74658 40.97% 40.97% # number of times we switched to this ipl +system.cpu.kern.inst.hwrei 211030 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74670 40.97% 40.97% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl -system.cpu.kern.ipl_count::22 1880 1.03% 42.07% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105558 57.93% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182227 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73291 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::22 1881 1.03% 42.07% # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 105578 57.93% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182260 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73303 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::22 1880 1.27% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73291 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148593 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1818067214500 97.64% 97.64% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 67498000 0.00% 97.64% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 564111500 0.03% 97.67% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 43342412500 2.33% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1862041236500 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981690 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::22 1881 1.27% 50.68% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::31 73303 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148618 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1819136783500 97.54% 97.54% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 67099500 0.00% 97.54% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 565538000 0.03% 97.57% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 45241360000 2.43% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1865010781000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981693 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.694320 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.815428 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.694302 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.815418 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -1511,29 +1523,29 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu.kern.callpal::swpipl 175110 91.22% 93.43% # number of callpals executed -system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed +system.cpu.kern.callpal::swpipl 175141 91.22% 93.43% # number of callpals executed +system.cpu.kern.callpal::rdps 6785 3.53% 96.97% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed -system.cpu.kern.callpal::rti 5105 2.66% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5106 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 191955 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5851 # number of protection mode switches -system.cpu.kern.mode_switch::user 1739 # number of protection mode switches +system.cpu.kern.callpal::total 191988 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5852 # number of protection mode switches +system.cpu.kern.mode_switch::user 1738 # number of protection mode switches system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1909 -system.cpu.kern.mode_good::user 1739 +system.cpu.kern.mode_good::kernel 1908 +system.cpu.kern.mode_good::user 1738 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.326269 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.326042 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.394177 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 29461996000 1.58% 1.58% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 2701361000 0.15% 1.73% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1829877871500 98.27% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::total 0.393971 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 29668657000 1.59% 1.59% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 2761122500 0.15% 1.74% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1832580993500 98.26% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/system.terminal b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/system.terminal index 2c979b67f..b49f55c8a 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/system.terminal @@ -24,7 +24,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
memcluster 1, usage 0, start 392, end 16384
freeing pages 1069:16384
reserving pages 1069:1070 -
4096K Bcache detected; load hit latency 30 cycles, load miss latency 255 cycles +
4096K Bcache detected; load hit latency 30 cycles, load miss latency 167 cycles
SMP: 1 CPUs probed -- cpu_present_mask = 1
Built 1 zonelists
Kernel command line: root=/dev/hda1 console=ttyS0 |