diff options
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt')
| -rw-r--r-- | tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt | 3220 |
1 files changed, 1599 insertions, 1621 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt index b93c1aabd..943a39f7a 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt @@ -1,159 +1,159 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 51.861398 # Number of seconds simulated -sim_ticks 51861397612000 # Number of ticks simulated -final_tick 51861397612000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 51.824541 # Number of seconds simulated +sim_ticks 51824540977500 # Number of ticks simulated +final_tick 51824540977500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 682840 # Simulator instruction rate (inst/s) -host_op_rate 802417 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 40752483757 # Simulator tick rate (ticks/s) -host_mem_usage 728928 # Number of bytes of host memory used -host_seconds 1272.59 # Real time elapsed on the host -sim_insts 868978236 # Number of instructions simulated -sim_ops 1021151568 # Number of ops (including micro ops) simulated +host_inst_rate 650287 # Simulator instruction rate (inst/s) +host_op_rate 764161 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 37795835393 # Simulator tick rate (ticks/s) +host_mem_usage 728296 # Number of bytes of host memory used +host_seconds 1371.17 # Real time elapsed on the host +sim_insts 891654507 # Number of instructions simulated +sim_ops 1047794539 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.dtb.walker 110912 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.itb.walker 113344 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 2519016 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 22396080 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 118144 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.itb.walker 113984 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 2612108 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 22226264 # Number of bytes read from this memory -system.physmem.bytes_read::realview.ide 390656 # Number of bytes read from this memory -system.physmem.bytes_read::total 50600508 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 2519016 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 2612108 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 5131124 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 71823424 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.dtb.walker 127104 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 129344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 2579072 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24306544 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 138752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.itb.walker 130240 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 2657396 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 26223832 # Number of bytes read from this memory +system.physmem.bytes_read::realview.ide 397184 # Number of bytes read from this memory +system.physmem.bytes_read::total 56689468 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 2579072 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 2657396 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 5236468 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 77843520 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 4 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 20576 # Number of bytes written to this memory -system.physmem.bytes_written::total 71844004 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.dtb.walker 1733 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.itb.walker 1771 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 66774 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 349942 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 1846 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.itb.walker 1781 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 53807 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 347295 # Number of read requests responded to by this memory -system.physmem.num_reads::realview.ide 6104 # Number of read requests responded to by this memory -system.physmem.num_reads::total 831053 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1122241 # Number of write requests responded to by this memory +system.physmem.bytes_written::total 77864100 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.dtb.walker 1986 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 2021 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 64583 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 379793 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 2168 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.itb.walker 2035 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 57644 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 409757 # Number of read requests responded to by this memory +system.physmem.num_reads::realview.ide 6206 # Number of read requests responded to by this memory +system.physmem.num_reads::total 926193 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1216305 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 1 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 2572 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1124814 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.dtb.walker 2139 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 2186 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 48572 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 431845 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 2278 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.itb.walker 2198 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 50367 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 428570 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.ide 7533 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 975687 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 48572 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 50367 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 98939 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1384911 # Write bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 1218878 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.dtb.walker 2453 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 2496 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 49765 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 469016 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 2677 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.itb.walker 2513 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 51277 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 506012 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::realview.ide 7664 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1093873 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 49765 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 51277 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 101042 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1502059 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 0 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 397 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1385308 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1384911 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 2139 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 2186 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 48572 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 431845 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 2278 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.itb.walker 2198 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 50367 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 428967 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.ide 7533 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2360995 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 831053 # Number of read requests accepted -system.physmem.writeReqs 1733697 # Number of write requests accepted -system.physmem.readBursts 831053 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1733697 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 53155264 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 32128 # Total number of bytes read from write queue -system.physmem.bytesWritten 110517504 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 50600508 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 110812516 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 502 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 6857 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 35215 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 52772 # Per bank write bursts -system.physmem.perBankRdBursts::1 58055 # Per bank write bursts -system.physmem.perBankRdBursts::2 48746 # Per bank write bursts -system.physmem.perBankRdBursts::3 51625 # Per bank write bursts -system.physmem.perBankRdBursts::4 50901 # Per bank write bursts -system.physmem.perBankRdBursts::5 53731 # Per bank write bursts -system.physmem.perBankRdBursts::6 47545 # Per bank write bursts -system.physmem.perBankRdBursts::7 46576 # Per bank write bursts -system.physmem.perBankRdBursts::8 47759 # Per bank write bursts -system.physmem.perBankRdBursts::9 90120 # Per bank write bursts -system.physmem.perBankRdBursts::10 47452 # Per bank write bursts -system.physmem.perBankRdBursts::11 51057 # Per bank write bursts -system.physmem.perBankRdBursts::12 47939 # Per bank write bursts -system.physmem.perBankRdBursts::13 45720 # Per bank write bursts -system.physmem.perBankRdBursts::14 43868 # Per bank write bursts -system.physmem.perBankRdBursts::15 46685 # Per bank write bursts -system.physmem.perBankWrBursts::0 110572 # Per bank write bursts -system.physmem.perBankWrBursts::1 116599 # Per bank write bursts -system.physmem.perBankWrBursts::2 110707 # Per bank write bursts -system.physmem.perBankWrBursts::3 112437 # Per bank write bursts -system.physmem.perBankWrBursts::4 109828 # Per bank write bursts -system.physmem.perBankWrBursts::5 113045 # Per bank write bursts -system.physmem.perBankWrBursts::6 105073 # Per bank write bursts -system.physmem.perBankWrBursts::7 102356 # Per bank write bursts -system.physmem.perBankWrBursts::8 103784 # Per bank write bursts -system.physmem.perBankWrBursts::9 107644 # Per bank write bursts -system.physmem.perBankWrBursts::10 104570 # Per bank write bursts -system.physmem.perBankWrBursts::11 108123 # Per bank write bursts -system.physmem.perBankWrBursts::12 106842 # Per bank write bursts -system.physmem.perBankWrBursts::13 106503 # Per bank write bursts -system.physmem.perBankWrBursts::14 103411 # Per bank write bursts -system.physmem.perBankWrBursts::15 105342 # Per bank write bursts +system.physmem.bw_write::total 1502456 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1502059 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 2453 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 2496 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 49765 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 469016 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 2677 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.itb.walker 2513 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 51277 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 506409 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 7664 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2596329 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 926193 # Number of read requests accepted +system.physmem.writeReqs 1833424 # Number of write requests accepted +system.physmem.readBursts 926193 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1833424 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 59238720 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 37632 # Total number of bytes read from write queue +system.physmem.bytesWritten 114125056 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 56689468 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 117195044 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 588 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 50220 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 36075 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 58169 # Per bank write bursts +system.physmem.perBankRdBursts::1 57047 # Per bank write bursts +system.physmem.perBankRdBursts::2 56978 # Per bank write bursts +system.physmem.perBankRdBursts::3 51307 # Per bank write bursts +system.physmem.perBankRdBursts::4 56070 # Per bank write bursts +system.physmem.perBankRdBursts::5 62899 # Per bank write bursts +system.physmem.perBankRdBursts::6 54110 # Per bank write bursts +system.physmem.perBankRdBursts::7 52791 # Per bank write bursts +system.physmem.perBankRdBursts::8 52847 # Per bank write bursts +system.physmem.perBankRdBursts::9 102886 # Per bank write bursts +system.physmem.perBankRdBursts::10 57805 # Per bank write bursts +system.physmem.perBankRdBursts::11 59371 # Per bank write bursts +system.physmem.perBankRdBursts::12 53186 # Per bank write bursts +system.physmem.perBankRdBursts::13 52009 # Per bank write bursts +system.physmem.perBankRdBursts::14 46290 # Per bank write bursts +system.physmem.perBankRdBursts::15 51840 # Per bank write bursts +system.physmem.perBankWrBursts::0 107643 # Per bank write bursts +system.physmem.perBankWrBursts::1 108842 # Per bank write bursts +system.physmem.perBankWrBursts::2 112436 # Per bank write bursts +system.physmem.perBankWrBursts::3 109534 # Per bank write bursts +system.physmem.perBankWrBursts::4 114716 # Per bank write bursts +system.physmem.perBankWrBursts::5 117944 # Per bank write bursts +system.physmem.perBankWrBursts::6 106840 # Per bank write bursts +system.physmem.perBankWrBursts::7 109826 # Per bank write bursts +system.physmem.perBankWrBursts::8 110854 # Per bank write bursts +system.physmem.perBankWrBursts::9 118905 # Per bank write bursts +system.physmem.perBankWrBursts::10 115046 # Per bank write bursts +system.physmem.perBankWrBursts::11 114249 # Per bank write bursts +system.physmem.perBankWrBursts::12 112384 # Per bank write bursts +system.physmem.perBankWrBursts::13 111972 # Per bank write bursts +system.physmem.perBankWrBursts::14 104755 # Per bank write bursts +system.physmem.perBankWrBursts::15 107258 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 51861395055500 # Total gap between requests +system.physmem.numWrRetry 141 # Number of times write queue was full causing retry +system.physmem.totGap 51824538352500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 43101 # Read request sizes (log2) system.physmem.readPktSize::3 13 # Read request sizes (log2) system.physmem.readPktSize::4 2 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 787937 # Read request sizes (log2) +system.physmem.readPktSize::6 883077 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 1 # Write request sizes (log2) system.physmem.writePktSize::3 2572 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1731124 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 797504 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 27344 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 2058 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 572 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 724 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 404 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 363 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 288 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 201 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 140 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 133 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 125 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 110 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 105 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 101 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 96 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 87 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1830851 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 891893 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 27772 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 267 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 277 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 434 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 548 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 466 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 744 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 447 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1849 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 126 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 105 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 102 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 101 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 98 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 97 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 85 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 85 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 64 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 46 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 61 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 48 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -165,206 +165,186 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 1646 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 1586 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 1562 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 1541 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 1517 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 1497 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 1480 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 1468 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 1447 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 1430 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 1429 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 1418 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 1409 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 1406 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 1412 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 57139 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 70145 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 93845 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 95924 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 98521 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 113672 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 117695 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 103396 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 104272 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 102286 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 99994 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 96711 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 93700 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 91898 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 87418 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 86273 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 85861 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 84522 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 3130 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 2712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 2277 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 2035 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 1780 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1575 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1297 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 1161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 920 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 619 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 525 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 387 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 362 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 328 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 299 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 267 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 201 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 140 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 99 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 71 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 35 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 27 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 563789 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 290.307984 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 165.321614 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 332.078407 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 235457 41.76% 41.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 139953 24.82% 66.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 46694 8.28% 74.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 25357 4.50% 79.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 16838 2.99% 82.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 11479 2.04% 84.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 8496 1.51% 85.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 7843 1.39% 87.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 71672 12.71% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 563789 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 84234 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 9.859653 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 88.079162 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 84229 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::0 1689 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1604 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1588 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1570 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1532 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1527 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1509 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1502 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1494 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1480 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1472 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1463 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1457 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 57426 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 60838 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 91061 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 116478 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 105808 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 96280 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 97400 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 91891 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 93113 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 91599 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 92000 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 96823 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 95841 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 93430 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 103137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 95750 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 92354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 90761 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 5397 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 5036 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 5548 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 7290 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 7464 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 6868 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 7069 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 7549 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 5718 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 5353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 5228 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 5156 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 4122 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 3748 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 3811 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 2828 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 2228 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1526 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1124 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 811 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 648 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 569 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 451 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 477 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 469 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 313 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 291 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 288 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 235 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 605479 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 286.324474 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 164.442500 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 326.472553 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 252649 41.73% 41.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 150060 24.78% 66.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 52055 8.60% 75.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 27939 4.61% 79.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 19251 3.18% 82.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 12886 2.13% 85.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 9838 1.62% 86.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 9006 1.49% 88.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 71795 11.86% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 605479 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 88964 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 10.404208 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 91.787630 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 88960 100.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::5120-6143 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::6144-7167 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::18432-19455 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 84234 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 84234 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 20.500463 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 19.372295 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 11.059087 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::0-3 108 0.13% 0.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::4-7 80 0.09% 0.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::8-11 54 0.06% 0.29% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::12-15 121 0.14% 0.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-19 46153 54.79% 55.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-23 30225 35.88% 91.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-27 2462 2.92% 94.03% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-31 1364 1.62% 95.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-35 933 1.11% 96.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-39 416 0.49% 97.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-43 269 0.32% 97.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-47 164 0.19% 97.76% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-51 538 0.64% 98.40% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-55 68 0.08% 98.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-59 77 0.09% 98.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-63 53 0.06% 98.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-67 163 0.19% 98.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::68-71 54 0.06% 98.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-75 29 0.03% 98.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::76-79 79 0.09% 99.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-83 145 0.17% 99.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::84-87 43 0.05% 99.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-91 17 0.02% 99.27% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::92-95 33 0.04% 99.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-99 176 0.21% 99.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::100-103 15 0.02% 99.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-107 19 0.02% 99.55% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::108-111 14 0.02% 99.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-115 61 0.07% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::116-119 20 0.02% 99.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-123 40 0.05% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::124-127 24 0.03% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-131 103 0.12% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::132-135 13 0.02% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-139 4 0.00% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::140-143 9 0.01% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-147 13 0.02% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::148-151 10 0.01% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-155 3 0.00% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::156-159 9 0.01% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-163 10 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::164-167 6 0.01% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::168-171 2 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::172-175 4 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-179 4 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::180-183 2 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-187 1 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-195 3 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::196-199 1 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::200-203 2 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::204-207 2 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-211 3 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::212-215 3 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::216-219 2 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::220-223 2 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-227 3 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::228-231 2 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::252-255 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 84234 # Writes before turning the bus around for reads -system.physmem.totQLat 10578626250 # Total ticks spent queuing -system.physmem.totMemAccLat 26151457500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 4152755000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12736.88 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::7168-8191 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::12288-13311 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::21504-22527 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 88964 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 88964 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 20.044108 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.711925 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 17.727362 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::0-15 349 0.39% 0.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-31 86750 97.51% 97.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-47 775 0.87% 98.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-63 22 0.02% 98.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-79 52 0.06% 98.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-95 153 0.17% 99.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-111 193 0.22% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-127 316 0.36% 99.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-143 104 0.12% 99.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::144-159 25 0.03% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-175 21 0.02% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-191 53 0.06% 99.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-207 28 0.03% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-223 13 0.01% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-239 3 0.00% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::240-255 1 0.00% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::256-271 4 0.00% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::272-287 7 0.01% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::288-303 10 0.01% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::304-319 6 0.01% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::320-335 6 0.01% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::336-351 10 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::352-367 22 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::368-383 6 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::384-399 2 0.00% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::400-415 2 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::432-447 1 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::448-463 4 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::464-479 2 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::480-495 3 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::496-511 4 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::512-527 3 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::528-543 5 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::544-559 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::560-575 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::672-687 2 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::720-735 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::848-863 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::864-879 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 88964 # Writes before turning the bus around for reads +system.physmem.totQLat 11987590194 # Total ticks spent queuing +system.physmem.totMemAccLat 29342683944 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 4628025000 # Total ticks spent in databus transfers +system.physmem.avgQLat 12951.09 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31486.88 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.02 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.13 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 0.98 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.14 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 31701.09 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.14 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.20 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.09 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.26 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.02 # Data bus utilization in percentage +system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 12.05 # Average write queue length when enqueuing -system.physmem.readRowHits 620179 # Number of row buffer hits during reads -system.physmem.writeRowHits 1373418 # Number of row buffer hits during writes -system.physmem.readRowHitRate 74.67 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 79.53 # Row buffer hit rate for writes -system.physmem.avgGap 20220838.31 # Average gap between requests -system.physmem.pageHitRate 77.95 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 2224749240 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1213900875 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 3197578800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 5706398160 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3387334061280 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1303736226660 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 29973207455250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 34676620370265 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.640359 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 49862520204500 # Time in different power states -system.physmem_0.memoryStateTime::REF 1731765880000 # Time in different power states +system.physmem.avgWrQLen 8.43 # Average write queue length when enqueuing +system.physmem.readRowHits 697250 # Number of row buffer hits during reads +system.physmem.writeRowHits 1406079 # Number of row buffer hits during writes +system.physmem.readRowHitRate 75.33 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 78.85 # Row buffer hit rate for writes +system.physmem.avgGap 18779612.66 # Average gap between requests +system.physmem.pageHitRate 77.65 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 2300840640 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1255419000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 3505093800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 5752820880 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3384927046800 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1312402504095 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 29943494064750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 34653637789965 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.672359 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 49812972038958 # Time in different power states +system.physmem_0.memoryStateTime::REF 1730535300000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 267111145000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 281033227292 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 2037495600 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1111728750 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 3280680000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 5483499120 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3387334061280 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1287848520900 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 29987144039250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 34674240024900 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.594461 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 49885777301500 # Time in different power states -system.physmem_1.memoryStateTime::REF 1731765880000 # Time in different power states +system.physmem_1.actEnergy 2276580600 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 1242181875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 3714586200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 5802341040 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3384927046800 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1307965107960 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 29947386517500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 34653314361975 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.666118 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 49819438757970 # Time in different power states +system.physmem_1.memoryStateTime::REF 1730535300000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 243849706000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 274566508280 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory @@ -418,68 +398,64 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.dtb.walker.walks 125209 # Table walker walks requested -system.cpu0.dtb.walker.walksLong 125209 # Table walker walks initiated with long descriptors -system.cpu0.dtb.walker.walksLongTerminationLevel::Level2 19669 # Level at which table walker walks with long descriptors terminate -system.cpu0.dtb.walker.walksLongTerminationLevel::Level3 90325 # Level at which table walker walks with long descriptors terminate +system.cpu0.dtb.walker.walks 132927 # Table walker walks requested +system.cpu0.dtb.walker.walksLong 132927 # Table walker walks initiated with long descriptors +system.cpu0.dtb.walker.walksLongTerminationLevel::Level2 20422 # Level at which table walker walks with long descriptors terminate +system.cpu0.dtb.walker.walksLongTerminationLevel::Level3 96268 # Level at which table walker walks with long descriptors terminate system.cpu0.dtb.walker.walksSquashedBefore 16 # Table walks squashed before starting -system.cpu0.dtb.walker.walkWaitTime::samples 125193 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::0 125193 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkWaitTime::total 125193 # Table walker wait (enqueue to first request) latency -system.cpu0.dtb.walker.walkCompletionTime::samples 110010 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::mean 22089.371421 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::gmean 18317.414501 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::stdev 13164.465309 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::0-32767 107059 97.32% 97.32% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::32768-65535 2114 1.92% 99.24% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::65536-98303 606 0.55% 99.79% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::98304-131071 110 0.10% 99.89% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::131072-163839 25 0.02% 99.91% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::163840-196607 28 0.03% 99.94% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::196608-229375 25 0.02% 99.96% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::229376-262143 18 0.02% 99.98% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::262144-294911 7 0.01% 99.98% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::294912-327679 6 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::327680-360447 9 0.01% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::458752-491519 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walkCompletionTime::total 110010 # Table walker service (enqueue to completion) latency -system.cpu0.dtb.walker.walksPending::samples 3295703864 # Table walker pending requests distribution -system.cpu0.dtb.walker.walksPending::mean 1.071233 # Table walker pending requests distribution -system.cpu0.dtb.walker.walksPending::0 -234762296 -7.12% -7.12% # Table walker pending requests distribution -system.cpu0.dtb.walker.walksPending::1 3530466160 107.12% 100.00% # Table walker pending requests distribution -system.cpu0.dtb.walker.walksPending::total 3295703864 # Table walker pending requests distribution -system.cpu0.dtb.walker.walkPageSizes::4K 90326 82.12% 82.12% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::2M 19669 17.88% 100.00% # Table walker page sizes translated -system.cpu0.dtb.walker.walkPageSizes::total 109995 # Table walker page sizes translated -system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 125209 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkWaitTime::samples 132911 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::0 132911 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkWaitTime::total 132911 # Table walker wait (enqueue to first request) latency +system.cpu0.dtb.walker.walkCompletionTime::samples 116706 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::mean 23749.820061 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::gmean 20399.632740 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::stdev 13626.974720 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::0-65535 115779 99.21% 99.21% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::65536-131071 796 0.68% 99.89% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::131072-196607 50 0.04% 99.93% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::196608-262143 35 0.03% 99.96% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::262144-327679 34 0.03% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::327680-393215 9 0.01% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::393216-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walkCompletionTime::total 116706 # Table walker service (enqueue to completion) latency +system.cpu0.dtb.walker.walksPending::samples 17050777148 # Table walker pending requests distribution +system.cpu0.dtb.walker.walksPending::mean 1.002177 # Table walker pending requests distribution +system.cpu0.dtb.walker.walksPending::0 -37117796 -0.22% -0.22% # Table walker pending requests distribution +system.cpu0.dtb.walker.walksPending::1 17087894944 100.22% 100.00% # Table walker pending requests distribution +system.cpu0.dtb.walker.walksPending::total 17050777148 # Table walker pending requests distribution +system.cpu0.dtb.walker.walkPageSizes::4K 96268 82.50% 82.50% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::2M 20422 17.50% 100.00% # Table walker page sizes translated +system.cpu0.dtb.walker.walkPageSizes::total 116690 # Table walker page sizes translated +system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 132927 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 125209 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 109995 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 132927 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 116690 # Table walker requests started/completed, data/inst system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 109995 # Table walker requests started/completed, data/inst -system.cpu0.dtb.walker.walkRequestOrigin::total 235204 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 116690 # Table walker requests started/completed, data/inst +system.cpu0.dtb.walker.walkRequestOrigin::total 249617 # Table walker requests started/completed, data/inst system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 81853035 # DTB read hits -system.cpu0.dtb.read_misses 95759 # DTB read misses -system.cpu0.dtb.write_hits 74321037 # DTB write hits -system.cpu0.dtb.write_misses 29450 # DTB write misses -system.cpu0.dtb.flush_tlb 51862 # Number of times complete TLB was flushed +system.cpu0.dtb.read_hits 83832092 # DTB read hits +system.cpu0.dtb.read_misses 101357 # DTB read misses +system.cpu0.dtb.write_hits 76051604 # DTB write hits +system.cpu0.dtb.write_misses 31570 # DTB write misses +system.cpu0.dtb.flush_tlb 51833 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 20132 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.flush_tlb_asid 528 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 71205 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_tlb_mva_asid 21426 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 523 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 72699 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 4306 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 4640 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 9531 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 81948794 # DTB read accesses -system.cpu0.dtb.write_accesses 74350487 # DTB write accesses +system.cpu0.dtb.perms_faults 9921 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 83933449 # DTB read accesses +system.cpu0.dtb.write_accesses 76083174 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 156174072 # DTB hits -system.cpu0.dtb.misses 125209 # DTB misses -system.cpu0.dtb.accesses 156299281 # DTB accesses +system.cpu0.dtb.hits 159883696 # DTB hits +system.cpu0.dtb.misses 132927 # DTB misses +system.cpu0.dtb.accesses 160016623 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -509,284 +485,286 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.walker.walks 77027 # Table walker walks requested -system.cpu0.itb.walker.walksLong 77027 # Table walker walks initiated with long descriptors -system.cpu0.itb.walker.walksLongTerminationLevel::Level2 4349 # Level at which table walker walks with long descriptors terminate -system.cpu0.itb.walker.walksLongTerminationLevel::Level3 67368 # Level at which table walker walks with long descriptors terminate -system.cpu0.itb.walker.walkWaitTime::samples 77027 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::0 77027 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkWaitTime::total 77027 # Table walker wait (enqueue to first request) latency -system.cpu0.itb.walker.walkCompletionTime::samples 71717 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::mean 25312.366663 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::gmean 21958.347721 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::stdev 14763.140629 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::0-32767 66172 92.27% 92.27% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::32768-65535 4523 6.31% 98.57% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::65536-98303 706 0.98% 99.56% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::98304-131071 175 0.24% 99.80% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::131072-163839 37 0.05% 99.85% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::163840-196607 34 0.05% 99.90% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::196608-229375 34 0.05% 99.95% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::229376-262143 7 0.01% 99.96% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::262144-294911 9 0.01% 99.97% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::294912-327679 6 0.01% 99.98% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::327680-360447 7 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walks 78456 # Table walker walks requested +system.cpu0.itb.walker.walksLong 78456 # Table walker walks initiated with long descriptors +system.cpu0.itb.walker.walksLongTerminationLevel::Level2 4330 # Level at which table walker walks with long descriptors terminate +system.cpu0.itb.walker.walksLongTerminationLevel::Level3 68323 # Level at which table walker walks with long descriptors terminate +system.cpu0.itb.walker.walkWaitTime::samples 78456 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::0 78456 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkWaitTime::total 78456 # Table walker wait (enqueue to first request) latency +system.cpu0.itb.walker.walkCompletionTime::samples 72653 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::mean 26725.888828 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::gmean 23461.567658 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::stdev 16011.465624 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::0-32767 35910 49.43% 49.43% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::32768-65535 35653 49.07% 98.50% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::65536-98303 362 0.50% 99.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::98304-131071 571 0.79% 99.78% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::131072-163839 12 0.02% 99.80% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::163840-196607 51 0.07% 99.87% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::196608-229375 22 0.03% 99.90% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::229376-262143 28 0.04% 99.94% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::262144-294911 22 0.03% 99.97% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::294912-327679 7 0.01% 99.98% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::327680-360447 6 0.01% 99.99% # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walkCompletionTime::360448-393215 6 0.01% 100.00% # Table walker service (enqueue to completion) latency system.cpu0.itb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walkCompletionTime::total 71717 # Table walker service (enqueue to completion) latency -system.cpu0.itb.walker.walksPending::samples -294463796 # Table walker pending requests distribution -system.cpu0.itb.walker.walksPending::0 -294463796 100.00% 100.00% # Table walker pending requests distribution -system.cpu0.itb.walker.walksPending::total -294463796 # Table walker pending requests distribution -system.cpu0.itb.walker.walkPageSizes::4K 67368 93.94% 93.94% # Table walker page sizes translated -system.cpu0.itb.walker.walkPageSizes::2M 4349 6.06% 100.00% # Table walker page sizes translated -system.cpu0.itb.walker.walkPageSizes::total 71717 # Table walker page sizes translated +system.cpu0.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walkCompletionTime::total 72653 # Table walker service (enqueue to completion) latency +system.cpu0.itb.walker.walksPending::samples -294752296 # Table walker pending requests distribution +system.cpu0.itb.walker.walksPending::0 -294752296 100.00% 100.00% # Table walker pending requests distribution +system.cpu0.itb.walker.walksPending::total -294752296 # Table walker pending requests distribution +system.cpu0.itb.walker.walkPageSizes::4K 68323 94.04% 94.04% # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::2M 4330 5.96% 100.00% # Table walker page sizes translated +system.cpu0.itb.walker.walkPageSizes::total 72653 # Table walker page sizes translated system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 77027 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Requested::total 77027 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 78456 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Requested::total 78456 # Table walker requests started/completed, data/inst system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 71717 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin_Completed::total 71717 # Table walker requests started/completed, data/inst -system.cpu0.itb.walker.walkRequestOrigin::total 148744 # Table walker requests started/completed, data/inst -system.cpu0.itb.inst_hits 434570813 # ITB inst hits -system.cpu0.itb.inst_misses 77027 # ITB inst misses +system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 72653 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin_Completed::total 72653 # Table walker requests started/completed, data/inst +system.cpu0.itb.walker.walkRequestOrigin::total 151109 # Table walker requests started/completed, data/inst +system.cpu0.itb.inst_hits 446243730 # ITB inst hits +system.cpu0.itb.inst_misses 78456 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses -system.cpu0.itb.flush_tlb 51862 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb 51833 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 20132 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.flush_tlb_asid 528 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 52030 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_tlb_mva_asid 21426 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 523 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 53592 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 434647840 # ITB inst accesses -system.cpu0.itb.hits 434570813 # DTB hits -system.cpu0.itb.misses 77027 # DTB misses -system.cpu0.itb.accesses 434647840 # DTB accesses -system.cpu0.numCycles 51862348340 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 446322186 # ITB inst accesses +system.cpu0.itb.hits 446243730 # DTB hits +system.cpu0.itb.misses 78456 # DTB misses +system.cpu0.itb.accesses 446322186 # DTB accesses +system.cpu0.numCycles 51824649281 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 434316413 # Number of instructions committed -system.cpu0.committedOps 510251172 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 468762245 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 455279 # Number of float alu accesses -system.cpu0.num_func_calls 25833192 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 66107864 # number of instructions that are conditional controls -system.cpu0.num_int_insts 468762245 # number of integer instructions -system.cpu0.num_fp_insts 455279 # number of float instructions -system.cpu0.num_int_register_reads 680505745 # number of times the integer registers were read -system.cpu0.num_int_register_writes 371520195 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 735714 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 382992 # number of times the floating registers were written -system.cpu0.num_cc_register_reads 113236512 # number of times the CC registers were read -system.cpu0.num_cc_register_writes 112912982 # number of times the CC registers were written -system.cpu0.num_mem_refs 156164016 # number of memory refs -system.cpu0.num_load_insts 81849666 # Number of load instructions -system.cpu0.num_store_insts 74314350 # Number of store instructions -system.cpu0.num_idle_cycles 50300563806.190483 # Number of idle cycles -system.cpu0.num_busy_cycles 1561784533.809517 # Number of busy cycles -system.cpu0.not_idle_fraction 0.030114 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.969886 # Percentage of idle cycles -system.cpu0.Branches 96959859 # Number of branches fetched +system.cpu0.committedInsts 445966277 # Number of instructions committed +system.cpu0.committedOps 524229812 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 481463261 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 467774 # Number of float alu accesses +system.cpu0.num_func_calls 26556698 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 68063516 # number of instructions that are conditional controls +system.cpu0.num_int_insts 481463261 # number of integer instructions +system.cpu0.num_fp_insts 467774 # number of float instructions +system.cpu0.num_int_register_reads 701970788 # number of times the integer registers were read +system.cpu0.num_int_register_writes 382111523 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 750606 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 404844 # number of times the floating registers were written +system.cpu0.num_cc_register_reads 116882787 # number of times the CC registers were read +system.cpu0.num_cc_register_writes 116605188 # number of times the CC registers were written +system.cpu0.num_mem_refs 159874579 # number of memory refs +system.cpu0.num_load_insts 83829017 # Number of load instructions +system.cpu0.num_store_insts 76045562 # Number of store instructions +system.cpu0.num_idle_cycles 50231597014.033707 # Number of idle cycles +system.cpu0.num_busy_cycles 1593052266.966292 # Number of busy cycles +system.cpu0.not_idle_fraction 0.030739 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.969261 # Percentage of idle cycles +system.cpu0.Branches 99615402 # Number of branches fetched system.cpu0.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction -system.cpu0.op_class::IntAlu 353181248 69.18% 69.18% # Class of executed instruction -system.cpu0.op_class::IntMult 1084077 0.21% 69.39% # Class of executed instruction -system.cpu0.op_class::IntDiv 49491 0.01% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatAdd 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatCmp 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatCvt 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatMult 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatDiv 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::FloatSqrt 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdAdd 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdAddAcc 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdAlu 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdCmp 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdCvt 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdMisc 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdMult 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdMultAcc 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdShift 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdSqrt 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatAdd 6 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatCmp 8 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatCvt 12 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.40% # Class of executed instruction -system.cpu0.op_class::SimdFloatMisc 55978 0.01% 69.41% # Class of executed instruction -system.cpu0.op_class::SimdFloatMult 0 0.00% 69.41% # Class of executed instruction -system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.41% # Class of executed instruction -system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.41% # Class of executed instruction -system.cpu0.op_class::MemRead 81849666 16.03% 85.44% # Class of executed instruction -system.cpu0.op_class::MemWrite 74314350 14.56% 100.00% # Class of executed instruction +system.cpu0.op_class::IntAlu 363413760 69.28% 69.28% # Class of executed instruction +system.cpu0.op_class::IntMult 1135542 0.22% 69.50% # Class of executed instruction +system.cpu0.op_class::IntDiv 49216 0.01% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatAdd 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatCmp 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatCvt 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatMult 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatDiv 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::FloatSqrt 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdAdd 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdAddAcc 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdAlu 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdCmp 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdCvt 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdMisc 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdMult 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdMultAcc 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdShift 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdSqrt 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatAdd 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatCmp 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatCvt 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.51% # Class of executed instruction +system.cpu0.op_class::SimdFloatMisc 60094 0.01% 69.52% # Class of executed instruction +system.cpu0.op_class::SimdFloatMult 0 0.00% 69.52% # Class of executed instruction +system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.52% # Class of executed instruction +system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.52% # Class of executed instruction +system.cpu0.op_class::MemRead 83829017 15.98% 85.50% # Class of executed instruction +system.cpu0.op_class::MemWrite 76045562 14.50% 100.00% # Class of executed instruction system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu0.op_class::total 510534837 # Class of executed instruction +system.cpu0.op_class::total 524533192 # Class of executed instruction system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 16221 # number of quiesce instructions executed -system.cpu0.dcache.tags.replacements 9866178 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.969728 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 301750178 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 9866690 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 30.582716 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 3092948250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 290.086465 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 221.883263 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.566575 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.433366 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.999941 # Average percentage of cache occupancy +system.cpu0.kern.inst.quiesce 16327 # number of quiesce instructions executed +system.cpu0.dcache.tags.replacements 10196087 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.965694 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 309323716 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 10196599 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 30.335969 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 3500850250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 229.651609 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 282.314085 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.448538 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.551395 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.999933 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 404 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 398 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 60 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 1256728908 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 1256728908 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 76588751 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 76163346 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 152752097 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 70555546 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 70327464 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 140883010 # number of WriteReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu0.data 190561 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu1.data 196148 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::total 386709 # number of SoftPFReq hits -system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 172423 # number of WriteInvalidateReq hits -system.cpu0.dcache.WriteInvalidateReq_hits::cpu1.data 161036 # number of WriteInvalidateReq hits -system.cpu0.dcache.WriteInvalidateReq_hits::total 333459 # number of WriteInvalidateReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1750003 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 1777885 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 3527888 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1897893 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 1924897 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 3822790 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 147144297 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 146490810 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 293635107 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 147334858 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 146686958 # number of overall hits -system.cpu0.dcache.overall_hits::total 294021816 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 2557843 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 2571612 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 5129455 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1050273 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 1078042 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 2128315 # number of WriteReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu0.data 601274 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu1.data 625393 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::total 1226667 # number of SoftPFReq misses -system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 620770 # number of WriteInvalidateReq misses -system.cpu0.dcache.WriteInvalidateReq_misses::cpu1.data 607819 # number of WriteInvalidateReq misses -system.cpu0.dcache.WriteInvalidateReq_misses::total 1228589 # number of WriteInvalidateReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 148787 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 147781 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 296568 # number of LoadLockedReq misses +system.cpu0.dcache.tags.tag_accesses 1288720346 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 1288720346 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 78289930 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 78118799 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 156408729 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 72116454 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 72389955 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 144506409 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 198225 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu1.data 194517 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 392742 # number of SoftPFReq hits +system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 165535 # number of WriteInvalidateReq hits +system.cpu0.dcache.WriteInvalidateReq_hits::cpu1.data 168546 # number of WriteInvalidateReq hits +system.cpu0.dcache.WriteInvalidateReq_hits::total 334081 # number of WriteInvalidateReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1870803 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 1796237 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 3667040 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 2023404 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 1945934 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 3969338 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 150406384 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 150508754 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 300915138 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 150604609 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 150703271 # number of overall hits +system.cpu0.dcache.overall_hits::total 301307880 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 2655491 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 2654704 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 5310195 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1102314 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 1104773 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 2207087 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 646482 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu1.data 651674 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 1298156 # number of SoftPFReq misses +system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 617789 # number of WriteInvalidateReq misses +system.cpu0.dcache.WriteInvalidateReq_misses::cpu1.data 615381 # number of WriteInvalidateReq misses +system.cpu0.dcache.WriteInvalidateReq_misses::total 1233170 # number of WriteInvalidateReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 153457 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 150527 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 303984 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu0.data 1 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::cpu1.data 1 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3608116 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 3649654 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 7257770 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 4209390 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 4275047 # number of overall misses -system.cpu0.dcache.overall_misses::total 8484437 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 39628260752 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 40050042255 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 79678303007 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 29258978305 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 29205004656 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 58463982961 # number of WriteReq miss cycles -system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 13856629500 # number of WriteInvalidateReq miss cycles -system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu1.data 13463537506 # number of WriteInvalidateReq miss cycles -system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 27320167006 # number of WriteInvalidateReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2109696250 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 2149698750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 4259395000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 26501 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 75000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 101501 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 68887239057 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 69255046911 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 138142285968 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 68887239057 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 69255046911 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 138142285968 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 79146594 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 78734958 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 157881552 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 71605819 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 71405506 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 143011325 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 791835 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 821541 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::total 1613376 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 793193 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.dcache.WriteInvalidateReq_accesses::cpu1.data 768855 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.dcache.WriteInvalidateReq_accesses::total 1562048 # number of WriteInvalidateReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1898790 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 1925666 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 3824456 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1897894 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 1924898 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 3822792 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 150752413 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 150140464 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 300892877 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 151544248 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 150962005 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 302506253 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.032318 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.032662 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.032489 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.014667 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.015097 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.014882 # miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.759343 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.761244 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::total 0.760311 # miss rate for SoftPFReq accesses -system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.782622 # miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.790551 # miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.786524 # miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.078359 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.076743 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.077545 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000001 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_misses::cpu0.data 3757805 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 3759477 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 7517282 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 4404287 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 4411151 # number of overall misses +system.cpu0.dcache.overall_misses::total 8815438 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 41854028250 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 42227875003 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 84081903253 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 32373542448 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 33874267614 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 66247810062 # number of WriteReq miss cycles +system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 16528493005 # number of WriteInvalidateReq miss cycles +system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu1.data 16264164501 # number of WriteInvalidateReq miss cycles +system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 32792657506 # number of WriteInvalidateReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2255480492 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 2210676726 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 4466157218 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 82000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 82000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 164000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 74227570698 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 76102142617 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 150329713315 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 74227570698 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 76102142617 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 150329713315 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 80945421 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 80773503 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 161718924 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 73218768 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 73494728 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 146713496 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 844707 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 846191 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 1690898 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 783324 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.dcache.WriteInvalidateReq_accesses::cpu1.data 783927 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.dcache.WriteInvalidateReq_accesses::total 1567251 # number of WriteInvalidateReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2024260 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 1946764 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 3971024 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2023405 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 1945935 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 3969340 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 154164189 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 154268231 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 308432420 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 155008896 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 155114422 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 310123318 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.032806 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.032866 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.032836 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.015055 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.015032 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.015044 # miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.765333 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.770126 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.767732 # miss rate for SoftPFReq accesses +system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.788676 # miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.784998 # miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.786836 # miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.075809 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.077322 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.076551 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000000 # miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000001 # miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000001 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.023934 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.024308 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.024121 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.027777 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028319 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.028047 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15492.843287 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15573.905494 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 15533.483188 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 27858.450427 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 27090.785569 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 27469.609978 # average WriteReq miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 22321.680332 # average WriteInvalidateReq miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 22150.570328 # average WriteInvalidateReq miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 22237.027196 # average WriteInvalidateReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14179.304980 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14546.516467 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14362.287907 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 26501 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 75000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 50750.500000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19092.301649 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18975.784255 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 19033.709523 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16365.135817 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 16199.832870 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 16281.844743 # average overall miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.024375 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.024370 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.024373 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.028413 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028438 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.028426 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15761.314292 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15906.811081 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15834.051904 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 29368.712044 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 30661.744643 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 30015.948652 # average WriteReq miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 26754.268860 # average WriteInvalidateReq miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 26429.422587 # average WriteInvalidateReq miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 26592.162886 # average WriteInvalidateReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14697.801286 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14686.247158 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14692.079906 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 82000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 82000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 82000 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19752.906470 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20242.747227 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 19997.881324 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16853.481778 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17252.218892 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 17053.005570 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -795,128 +773,128 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 7621991 # number of writebacks -system.cpu0.dcache.writebacks::total 7621991 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 3442 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 3110 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 6552 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 10246 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 10994 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 21240 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 34818 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 35721 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 70539 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 13688 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu1.data 14104 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 27792 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 13688 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu1.data 14104 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 27792 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2554401 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 2568502 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 5122903 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1040027 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 1067048 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 2107075 # number of WriteReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 601132 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 625207 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::total 1226339 # number of SoftPFReq MSHR misses -system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 620770 # number of WriteInvalidateReq MSHR misses -system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 607819 # number of WriteInvalidateReq MSHR misses -system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 1228589 # number of WriteInvalidateReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 113969 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 112060 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 226029 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 7866652 # number of writebacks +system.cpu0.dcache.writebacks::total 7866652 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 7707 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 8547 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 16254 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 10563 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 10564 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 21127 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 35866 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 35610 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 71476 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 18270 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 19111 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 37381 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 18270 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 19111 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 37381 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2647784 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 2646157 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 5293941 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1091751 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 1094209 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 2185960 # number of WriteReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 645721 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 650689 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::total 1296410 # number of SoftPFReq MSHR misses +system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 617789 # number of WriteInvalidateReq MSHR misses +system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 615381 # number of WriteInvalidateReq MSHR misses +system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 1233170 # number of WriteInvalidateReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 117591 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 114917 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 232508 # number of LoadLockedReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 1 # number of StoreCondReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 1 # number of StoreCondReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 3594428 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 3635550 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 7229978 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 4195560 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 4260757 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 8456317 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 34255815748 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 34669168995 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 68924984743 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 26736974445 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 26668792594 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 53405767039 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 8942698000 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 9200320250 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 18143018250 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 12615089500 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 12247899494 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 24862988994 # number of WriteInvalidateReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1372094500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1380082250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 2752176750 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 24499 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 73000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 97499 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 60992790193 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 61337961589 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 122330751782 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 69935488193 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 70538281839 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 140473770032 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2674956999 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 3053270500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5728227499 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2550639000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 3023463750 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5574102750 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 5225595999 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 6076734250 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 11302330249 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.032274 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.032622 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.032448 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.014524 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.014943 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.014734 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.759163 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.761017 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.760107 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.782622 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.790551 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.786524 # mshr miss rate for WriteInvalidateReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.060022 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.058193 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059101 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000001 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 3739535 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 3740366 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 7479901 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 4385256 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 4391055 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 8776311 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 37598794000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 37923223247 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 75522017247 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 30337029302 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 31768716886 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 62105746188 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 9761049258 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 10401680524 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 20162729782 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 15601809495 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 15341092999 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 30942902494 # number of WriteInvalidateReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1519625500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1476118000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 2995743500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 80500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 80500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 161000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 67935823302 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 69691940133 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 137627763435 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 77696872560 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 80093620657 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 157790493217 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2993163000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 2758056250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5751219250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2831783000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 2786803750 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5618586750 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 5824946000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 5544860000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 11369806000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.032711 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.032760 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.032735 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.014911 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.014888 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.014900 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.764432 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.768962 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.766699 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.788676 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.784998 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.786836 # mshr miss rate for WriteInvalidateReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.058091 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.059030 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.058551 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000000 # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000001 # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000001 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.023843 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.024214 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.024028 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.027685 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028224 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.027954 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13410.508275 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13497.816624 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13454.282609 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25707.961856 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24993.058039 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25345.926006 # average WriteReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 14876.429802 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 14715.638581 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14794.455897 # average SoftPFReq mshr miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 20321.680332 # average WriteInvalidateReq mshr miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 20150.570308 # average WriteInvalidateReq mshr miss latency -system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 20237.027186 # average WriteInvalidateReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12039.190482 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12315.565322 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12176.210796 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 24499 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 73000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 48749.500000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16968.705506 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 16871.714483 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16919.934166 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16668.928151 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16555.340246 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16611.696325 # average overall mshr miss latency +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.024257 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.024246 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.024251 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028290 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028308 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.028299 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14200.098649 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14331.433565 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14265.745925 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 27787.498525 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29033.499894 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28411.199742 # average WriteReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15116.512020 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 15985.640642 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15552.741634 # average SoftPFReq mshr miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 25254.268844 # average WriteInvalidateReq mshr miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 24929.422584 # average WriteInvalidateReq mshr miss latency +system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 25092.162876 # average WriteInvalidateReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12922.974547 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12845.079492 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12884.474943 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 80500 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 80500 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 80500 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18166.917358 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18632.385209 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18399.677139 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 17717.750699 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18240.177055 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17979.136475 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -927,79 +905,79 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.icache.tags.replacements 13777264 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.892662 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 855737357 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 13777776 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 62.109977 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 32072682250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 274.033427 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 237.859235 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.535222 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.464569 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999790 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 13976964 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.880033 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 878227495 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 13977476 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 62.831622 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 35142475250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 257.003288 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 254.876744 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.501960 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.497806 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999766 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 67 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 228 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 209 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 8 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 69 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 220 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 213 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 883292919 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 883292919 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 427701374 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 428035983 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 855737357 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 427701374 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 428035983 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 855737357 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 427701374 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 428035983 # number of overall hits -system.cpu0.icache.overall_hits::total 855737357 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 6869439 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 6908342 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 13777781 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 6869439 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 6908342 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 13777781 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 6869439 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 6908342 # number of overall misses -system.cpu0.icache.overall_misses::total 13777781 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 91986566006 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 92647567751 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 184634133757 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 91986566006 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 92647567751 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 184634133757 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 91986566006 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 92647567751 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 184634133757 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 434570813 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 434944325 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 869515138 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 434570813 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 434944325 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 869515138 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 434570813 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 434944325 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 869515138 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015807 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015883 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.015845 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015807 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015883 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.015845 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015807 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015883 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.015845 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13390.695515 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13410.970064 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13400.861413 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13390.695515 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13410.970064 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13400.861413 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13390.695515 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13410.970064 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13400.861413 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 906182457 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 906182457 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 439239656 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 438987839 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 878227495 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 439239656 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 438987839 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 878227495 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 439239656 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 438987839 # number of overall hits +system.cpu0.icache.overall_hits::total 878227495 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 7004074 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 6973407 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 13977481 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 7004074 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 6973407 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 13977481 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 7004074 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 6973407 # number of overall misses +system.cpu0.icache.overall_misses::total 13977481 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 93843146430 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 93562942727 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 187406089157 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 93843146430 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 93562942727 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 187406089157 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 93843146430 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 93562942727 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 187406089157 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 446243730 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 445961246 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 892204976 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 446243730 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 445961246 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 892204976 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 446243730 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 445961246 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 892204976 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015696 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015637 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.015666 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015696 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015637 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.015666 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015696 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015637 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.015666 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13398.365927 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13417.106262 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13407.715536 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13398.365927 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13417.106262 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13407.715536 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13398.365927 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13417.106262 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13407.715536 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1008,48 +986,48 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 6869439 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 6908342 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 13777781 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 6869439 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 6908342 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 13777781 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 6869439 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 6908342 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 13777781 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 78234289494 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 78816452749 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 157050742243 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 78234289494 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 78816452749 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 157050742243 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 78234289494 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 78816452749 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 157050742243 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 1919614500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 912090000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 2831704500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 1919614500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst 912090000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 2831704500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.015807 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015883 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.015845 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.015807 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015883 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.015845 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.015807 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015883 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.015845 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11388.745063 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11408.881139 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11398.841529 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11388.745063 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11408.881139 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11398.841529 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11388.745063 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11408.881139 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11398.841529 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 7004074 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 6973407 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 13977481 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 7004074 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 6973407 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 13977481 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 7004074 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 6973407 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 13977481 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 83323187568 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 83088246273 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 166411433841 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 83323187568 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 83088246273 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 166411433841 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 83323187568 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 83088246273 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 166411433841 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 1928508500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 1282516750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 3211025250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 1928508500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst 1282516750 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 3211025250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.015696 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015637 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.015666 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.015696 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015637 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.015666 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.015696 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015637 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.015666 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11896.388811 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11915.014608 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11905.681277 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11896.388811 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11915.014608 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11905.681277 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11896.388811 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11915.014608 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11905.681277 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1086,73 +1064,73 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.dtb.walker.walks 127972 # Table walker walks requested -system.cpu1.dtb.walker.walksLong 127972 # Table walker walks initiated with long descriptors -system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 19780 # Level at which table walker walks with long descriptors terminate -system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 92740 # Level at which table walker walks with long descriptors terminate -system.cpu1.dtb.walker.walksSquashedBefore 16 # Table walks squashed before starting -system.cpu1.dtb.walker.walkWaitTime::samples 127956 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::mean 0.265716 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::stdev 71.272998 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::0-2047 127954 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walks 130358 # Table walker walks requested +system.cpu1.dtb.walker.walksLong 130358 # Table walker walks initiated with long descriptors +system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 20442 # Level at which table walker walks with long descriptors terminate +system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 94115 # Level at which table walker walks with long descriptors terminate +system.cpu1.dtb.walker.walksSquashedBefore 7 # Table walks squashed before starting +system.cpu1.dtb.walker.walkWaitTime::samples 130351 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::mean 0.276177 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::stdev 74.962722 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkWaitTime::0-2047 130349 100.00% 100.00% # Table walker wait (enqueue to first request) latency system.cpu1.dtb.walker.walkWaitTime::10240-12287 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency system.cpu1.dtb.walker.walkWaitTime::22528-24575 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkWaitTime::total 127956 # Table walker wait (enqueue to first request) latency -system.cpu1.dtb.walker.walkCompletionTime::samples 112536 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::mean 22019.187193 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::gmean 18129.081838 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::stdev 13444.450617 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::0-32767 109487 97.29% 97.29% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::32768-65535 2144 1.91% 99.20% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::65536-98303 659 0.59% 99.78% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::98304-131071 117 0.10% 99.89% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::131072-163839 32 0.03% 99.91% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::163840-196607 27 0.02% 99.94% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::196608-229375 23 0.02% 99.96% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::229376-262143 20 0.02% 99.98% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::262144-294911 8 0.01% 99.98% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::294912-327679 9 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::327680-360447 3 0.00% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::425984-458751 3 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::458752-491519 3 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walkCompletionTime::total 112536 # Table walker service (enqueue to completion) latency -system.cpu1.dtb.walker.walksPending::samples 6637919892 # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::mean 1.174468 # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::0 -1158102796 -17.45% -17.45% # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::1 7796022688 117.45% 100.00% # Table walker pending requests distribution -system.cpu1.dtb.walker.walksPending::total 6637919892 # Table walker pending requests distribution -system.cpu1.dtb.walker.walkPageSizes::4K 92740 82.42% 82.42% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::2M 19780 17.58% 100.00% # Table walker page sizes translated -system.cpu1.dtb.walker.walkPageSizes::total 112520 # Table walker page sizes translated -system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 127972 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkWaitTime::total 130351 # Table walker wait (enqueue to first request) latency +system.cpu1.dtb.walker.walkCompletionTime::samples 114564 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::mean 23894.842621 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::gmean 20601.133760 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::stdev 13695.118153 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::0-32767 72946 63.67% 63.67% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::32768-65535 40612 35.45% 99.12% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::65536-98303 507 0.44% 99.56% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::98304-131071 353 0.31% 99.87% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::131072-163839 19 0.02% 99.89% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::163840-196607 47 0.04% 99.93% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::196608-229375 10 0.01% 99.94% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::229376-262143 28 0.02% 99.96% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::262144-294911 26 0.02% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::294912-327679 5 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::327680-360447 4 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::360448-393215 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::393216-425983 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walkCompletionTime::total 114564 # Table walker service (enqueue to completion) latency +system.cpu1.dtb.walker.walksPending::samples 26318568 # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::mean 31.814872 # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::0 -811003296 -3081.49% -3081.49% # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::1 837321864 3181.49% 100.00% # Table walker pending requests distribution +system.cpu1.dtb.walker.walksPending::total 26318568 # Table walker pending requests distribution +system.cpu1.dtb.walker.walkPageSizes::4K 94116 82.16% 82.16% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::2M 20442 17.84% 100.00% # Table walker page sizes translated +system.cpu1.dtb.walker.walkPageSizes::total 114558 # Table walker page sizes translated +system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 130358 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 127972 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 112520 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 130358 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 114558 # Table walker requests started/completed, data/inst system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 112520 # Table walker requests started/completed, data/inst -system.cpu1.dtb.walker.walkRequestOrigin::total 240492 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 114558 # Table walker requests started/completed, data/inst +system.cpu1.dtb.walker.walkRequestOrigin::total 244916 # Table walker requests started/completed, data/inst system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 81500118 # DTB read hits -system.cpu1.dtb.read_misses 97955 # DTB read misses -system.cpu1.dtb.write_hits 74126007 # DTB write hits -system.cpu1.dtb.write_misses 30017 # DTB write misses -system.cpu1.dtb.flush_tlb 51868 # Number of times complete TLB was flushed +system.cpu1.dtb.read_hits 83582440 # DTB read hits +system.cpu1.dtb.read_misses 99281 # DTB read misses +system.cpu1.dtb.write_hits 76249670 # DTB write hits +system.cpu1.dtb.write_misses 31077 # DTB write misses +system.cpu1.dtb.flush_tlb 51825 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 20724 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.flush_tlb_asid 513 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 72099 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_tlb_mva_asid 21270 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 540 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 73142 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 4473 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 4747 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 9907 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 81598073 # DTB read accesses -system.cpu1.dtb.write_accesses 74156024 # DTB write accesses +system.cpu1.dtb.perms_faults 9967 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 83681721 # DTB read accesses +system.cpu1.dtb.write_accesses 76280747 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 155626125 # DTB hits -system.cpu1.dtb.misses 127972 # DTB misses -system.cpu1.dtb.accesses 155754097 # DTB accesses +system.cpu1.dtb.hits 159832110 # DTB hits +system.cpu1.dtb.misses 130358 # DTB misses +system.cpu1.dtb.accesses 159962468 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -1182,135 +1160,136 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.walker.walks 77421 # Table walker walks requested -system.cpu1.itb.walker.walksLong 77421 # Table walker walks initiated with long descriptors -system.cpu1.itb.walker.walksLongTerminationLevel::Level2 4271 # Level at which table walker walks with long descriptors terminate -system.cpu1.itb.walker.walksLongTerminationLevel::Level3 67596 # Level at which table walker walks with long descriptors terminate -system.cpu1.itb.walker.walkWaitTime::samples 77421 # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkWaitTime::0 77421 100.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkWaitTime::total 77421 # Table walker wait (enqueue to first request) latency -system.cpu1.itb.walker.walkCompletionTime::samples 71867 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::mean 24990.746796 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::gmean 21538.641816 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::stdev 14943.355403 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::0-32767 66410 92.41% 92.41% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::32768-65535 4449 6.19% 98.60% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::65536-98303 690 0.96% 99.56% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::98304-131071 184 0.26% 99.81% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::131072-163839 29 0.04% 99.85% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::163840-196607 30 0.04% 99.90% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::196608-229375 33 0.05% 99.94% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::229376-262143 19 0.03% 99.97% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::262144-294911 5 0.01% 99.97% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::294912-327679 8 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::327680-360447 5 0.01% 99.99% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::393216-425983 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walkCompletionTime::total 71867 # Table walker service (enqueue to completion) latency -system.cpu1.itb.walker.walksPending::samples -1257793296 # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::0 -1257793296 100.00% 100.00% # Table walker pending requests distribution -system.cpu1.itb.walker.walksPending::total -1257793296 # Table walker pending requests distribution -system.cpu1.itb.walker.walkPageSizes::4K 67596 94.06% 94.06% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::2M 4271 5.94% 100.00% # Table walker page sizes translated -system.cpu1.itb.walker.walkPageSizes::total 71867 # Table walker page sizes translated +system.cpu1.itb.walker.walks 77021 # Table walker walks requested +system.cpu1.itb.walker.walksLong 77021 # Table walker walks initiated with long descriptors +system.cpu1.itb.walker.walksLongTerminationLevel::Level2 4430 # Level at which table walker walks with long descriptors terminate +system.cpu1.itb.walker.walksLongTerminationLevel::Level3 67244 # Level at which table walker walks with long descriptors terminate +system.cpu1.itb.walker.walkWaitTime::samples 77021 # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkWaitTime::0 77021 100.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkWaitTime::total 77021 # Table walker wait (enqueue to first request) latency +system.cpu1.itb.walker.walkCompletionTime::samples 71674 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::mean 27071.277590 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::gmean 23813.549051 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::stdev 16581.978010 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::0-32767 34935 48.74% 48.74% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::32768-65535 35570 49.63% 98.37% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::65536-98303 418 0.58% 98.95% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::98304-131071 591 0.82% 99.78% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::131072-163839 6 0.01% 99.79% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::163840-196607 60 0.08% 99.87% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::196608-229375 17 0.02% 99.89% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::229376-262143 30 0.04% 99.93% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::262144-294911 20 0.03% 99.96% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::294912-327679 6 0.01% 99.97% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::327680-360447 6 0.01% 99.98% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::360448-393215 5 0.01% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::393216-425983 2 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::425984-458751 2 0.00% 99.99% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::458752-491519 4 0.01% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::491520-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walkCompletionTime::total 71674 # Table walker service (enqueue to completion) latency +system.cpu1.itb.walker.walksPending::samples -853687296 # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::0 -853687296 100.00% 100.00% # Table walker pending requests distribution +system.cpu1.itb.walker.walksPending::total -853687296 # Table walker pending requests distribution +system.cpu1.itb.walker.walkPageSizes::4K 67244 93.82% 93.82% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::2M 4430 6.18% 100.00% # Table walker page sizes translated +system.cpu1.itb.walker.walkPageSizes::total 71674 # Table walker page sizes translated system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 77421 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Requested::total 77421 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 77021 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Requested::total 77021 # Table walker requests started/completed, data/inst system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 71867 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin_Completed::total 71867 # Table walker requests started/completed, data/inst -system.cpu1.itb.walker.walkRequestOrigin::total 149288 # Table walker requests started/completed, data/inst -system.cpu1.itb.inst_hits 434944325 # ITB inst hits -system.cpu1.itb.inst_misses 77421 # ITB inst misses +system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 71674 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin_Completed::total 71674 # Table walker requests started/completed, data/inst +system.cpu1.itb.walker.walkRequestOrigin::total 148695 # Table walker requests started/completed, data/inst +system.cpu1.itb.inst_hits 445961246 # ITB inst hits +system.cpu1.itb.inst_misses 77021 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses -system.cpu1.itb.flush_tlb 51868 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb 51825 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 20724 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.flush_tlb_asid 513 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 53256 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_tlb_mva_asid 21270 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 540 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 52758 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 435021746 # ITB inst accesses -system.cpu1.itb.hits 434944325 # DTB hits -system.cpu1.itb.misses 77421 # DTB misses -system.cpu1.itb.accesses 435021746 # DTB accesses -system.cpu1.numCycles 51860446884 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 446038267 # ITB inst accesses +system.cpu1.itb.hits 445961246 # DTB hits +system.cpu1.itb.misses 77021 # DTB misses +system.cpu1.itb.accesses 446038267 # DTB accesses +system.cpu1.numCycles 51824432674 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 434661823 # Number of instructions committed -system.cpu1.committedOps 510900396 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 469262912 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 444776 # Number of float alu accesses -system.cpu1.num_func_calls 25944068 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 66238146 # number of instructions that are conditional controls -system.cpu1.num_int_insts 469262912 # number of integer instructions -system.cpu1.num_fp_insts 444776 # number of float instructions -system.cpu1.num_int_register_reads 683773696 # number of times the integer registers were read -system.cpu1.num_int_register_writes 372368162 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 716331 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 377944 # number of times the floating registers were written -system.cpu1.num_cc_register_reads 113908068 # number of times the CC registers were read -system.cpu1.num_cc_register_writes 113630972 # number of times the CC registers were written -system.cpu1.num_mem_refs 155618629 # number of memory refs -system.cpu1.num_load_insts 81496317 # Number of load instructions -system.cpu1.num_store_insts 74122312 # Number of store instructions -system.cpu1.num_idle_cycles 50297346072.144875 # Number of idle cycles -system.cpu1.num_busy_cycles 1563100811.855124 # Number of busy cycles -system.cpu1.not_idle_fraction 0.030141 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.969859 # Percentage of idle cycles -system.cpu1.Branches 97056682 # Number of branches fetched +system.cpu1.committedInsts 445688230 # Number of instructions committed +system.cpu1.committedOps 523564727 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 480567684 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 428483 # Number of float alu accesses +system.cpu1.num_func_calls 26273151 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 68126466 # number of instructions that are conditional controls +system.cpu1.num_int_insts 480567684 # number of integer instructions +system.cpu1.num_fp_insts 428483 # number of float instructions +system.cpu1.num_int_register_reads 701499135 # number of times the integer registers were read +system.cpu1.num_int_register_writes 381123451 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 693452 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 356440 # number of times the floating registers were written +system.cpu1.num_cc_register_reads 117557193 # number of times the CC registers were read +system.cpu1.num_cc_register_writes 117240637 # number of times the CC registers were written +system.cpu1.num_mem_refs 159825990 # number of memory refs +system.cpu1.num_load_insts 83579816 # Number of load instructions +system.cpu1.num_store_insts 76246174 # Number of store instructions +system.cpu1.num_idle_cycles 50239290608.732407 # Number of idle cycles +system.cpu1.num_busy_cycles 1585142065.267594 # Number of busy cycles +system.cpu1.not_idle_fraction 0.030587 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.969413 # Percentage of idle cycles +system.cpu1.Branches 99529261 # Number of branches fetched system.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction -system.cpu1.op_class::IntAlu 354376144 69.32% 69.32% # Class of executed instruction -system.cpu1.op_class::IntMult 1097996 0.21% 69.54% # Class of executed instruction -system.cpu1.op_class::IntDiv 48675 0.01% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatAdd 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatCmp 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatCvt 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatMult 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatDiv 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::FloatSqrt 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdAdd 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdAddAcc 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdAlu 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdCmp 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdCvt 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdMisc 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdMult 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdMultAcc 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdShift 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdSqrt 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatAdd 2 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatCmp 5 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatCvt 9 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.55% # Class of executed instruction -system.cpu1.op_class::SimdFloatMisc 55297 0.01% 69.56% # Class of executed instruction -system.cpu1.op_class::SimdFloatMult 0 0.00% 69.56% # Class of executed instruction -system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.56% # Class of executed instruction -system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.56% # Class of executed instruction -system.cpu1.op_class::MemRead 81496317 15.94% 85.50% # Class of executed instruction -system.cpu1.op_class::MemWrite 74122312 14.50% 100.00% # Class of executed instruction +system.cpu1.op_class::IntAlu 362846766 69.26% 69.26% # Class of executed instruction +system.cpu1.op_class::IntMult 1082718 0.21% 69.47% # Class of executed instruction +system.cpu1.op_class::IntDiv 48965 0.01% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatAdd 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatCmp 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatCvt 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatMult 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatDiv 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::FloatSqrt 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdAdd 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdAddAcc 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdAlu 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdCmp 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdCvt 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdMisc 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdMult 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdMultAcc 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdShift 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdSqrt 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatAdd 8 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatCmp 13 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatCvt 21 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.48% # Class of executed instruction +system.cpu1.op_class::SimdFloatMisc 50459 0.01% 69.49% # Class of executed instruction +system.cpu1.op_class::SimdFloatMult 0 0.00% 69.49% # Class of executed instruction +system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.49% # Class of executed instruction +system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.49% # Class of executed instruction +system.cpu1.op_class::MemRead 83579816 15.95% 85.45% # Class of executed instruction +system.cpu1.op_class::MemWrite 76246174 14.55% 100.00% # Class of executed instruction system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu1.op_class::total 511196757 # Class of executed instruction +system.cpu1.op_class::total 523854940 # Class of executed instruction system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.iobus.trans_dist::ReadReq 40404 # Transaction distribution -system.iobus.trans_dist::ReadResp 40404 # Transaction distribution -system.iobus.trans_dist::WriteReq 136733 # Transaction distribution -system.iobus.trans_dist::WriteResp 30069 # Transaction distribution +system.iobus.trans_dist::ReadReq 40327 # Transaction distribution +system.iobus.trans_dist::ReadResp 40327 # Transaction distribution +system.iobus.trans_dist::WriteReq 136571 # Transaction distribution +system.iobus.trans_dist::WriteResp 29907 # Transaction distribution system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48308 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) @@ -1325,13 +1304,13 @@ system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 123190 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231004 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::total 231004 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231012 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::total 231012 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 354274 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48328 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 353796 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) @@ -1346,13 +1325,13 @@ system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 156320 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334448 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::total 7334448 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334480 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::total 7334480 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 7492854 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 36706000 # Layer occupancy (ticks) +system.iobus.pkt_size::total 7492400 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 36301000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -1380,71 +1359,71 @@ system.iobus.reqLayer25.occupancy 32658000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 1042408857 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 606981976 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 93124000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 179045538 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 148423298 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks) +system.iobus.respLayer4.occupancy 174500 # Layer occupancy (ticks) system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 115484 # number of replacements -system.iocache.tags.tagsinuse 10.461673 # Cycle average of tags in use +system.iocache.tags.replacements 115487 # number of replacements +system.iocache.tags.tagsinuse 10.456623 # Cycle average of tags in use system.iocache.tags.total_refs 3 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 115500 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 115503 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 13154364038000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ethernet 3.508099 # Average occupied blocks per requestor -system.iocache.tags.occ_blocks::realview.ide 6.953575 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ethernet 0.219256 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::realview.ide 0.434598 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.653855 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 13157342382000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ethernet 3.510546 # Average occupied blocks per requestor +system.iocache.tags.occ_blocks::realview.ide 6.946077 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ethernet 0.219409 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::realview.ide 0.434130 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.653539 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 1039875 # Number of tag accesses -system.iocache.tags.data_accesses 1039875 # Number of data accesses +system.iocache.tags.tag_accesses 1039911 # Number of tag accesses +system.iocache.tags.data_accesses 1039911 # Number of data accesses system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses -system.iocache.ReadReq_misses::realview.ide 8838 # number of ReadReq misses -system.iocache.ReadReq_misses::total 8875 # number of ReadReq misses +system.iocache.ReadReq_misses::realview.ide 8842 # number of ReadReq misses +system.iocache.ReadReq_misses::total 8879 # number of ReadReq misses system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses system.iocache.WriteReq_misses::total 3 # number of WriteReq misses system.iocache.WriteInvalidateReq_misses::realview.ide 106664 # number of WriteInvalidateReq misses system.iocache.WriteInvalidateReq_misses::total 106664 # number of WriteInvalidateReq misses system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses -system.iocache.demand_misses::realview.ide 8838 # number of demand (read+write) misses -system.iocache.demand_misses::total 8878 # number of demand (read+write) misses +system.iocache.demand_misses::realview.ide 8842 # number of demand (read+write) misses +system.iocache.demand_misses::total 8882 # number of demand (read+write) misses system.iocache.overall_misses::realview.ethernet 40 # number of overall misses -system.iocache.overall_misses::realview.ide 8838 # number of overall misses -system.iocache.overall_misses::total 8878 # number of overall misses -system.iocache.ReadReq_miss_latency::realview.ethernet 5485000 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::realview.ide 1903038512 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 1908523512 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::realview.ethernet 339000 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 339000 # number of WriteReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::realview.ide 28811758807 # number of WriteInvalidateReq miss cycles -system.iocache.WriteInvalidateReq_miss_latency::total 28811758807 # number of WriteInvalidateReq miss cycles -system.iocache.demand_miss_latency::realview.ethernet 5824000 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::realview.ide 1903038512 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 1908862512 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::realview.ethernet 5824000 # number of overall miss cycles -system.iocache.overall_miss_latency::realview.ide 1903038512 # number of overall miss cycles -system.iocache.overall_miss_latency::total 1908862512 # number of overall miss cycles +system.iocache.overall_misses::realview.ide 8842 # number of overall misses +system.iocache.overall_misses::total 8882 # number of overall misses +system.iocache.ReadReq_miss_latency::realview.ethernet 5072000 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 1565914828 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 1570986828 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::realview.ethernet 352500 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 352500 # number of WriteReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::realview.ide 19799416850 # number of WriteInvalidateReq miss cycles +system.iocache.WriteInvalidateReq_miss_latency::total 19799416850 # number of WriteInvalidateReq miss cycles +system.iocache.demand_miss_latency::realview.ethernet 5424500 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::realview.ide 1565914828 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 1571339328 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ethernet 5424500 # number of overall miss cycles +system.iocache.overall_miss_latency::realview.ide 1565914828 # number of overall miss cycles +system.iocache.overall_miss_latency::total 1571339328 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::realview.ide 8838 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 8875 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::realview.ide 8842 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 8879 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses -system.iocache.demand_accesses::realview.ide 8838 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 8878 # number of demand (read+write) accesses +system.iocache.demand_accesses::realview.ide 8842 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 8882 # number of demand (read+write) accesses system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses -system.iocache.overall_accesses::realview.ide 8838 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 8878 # number of overall (read+write) accesses +system.iocache.overall_accesses::realview.ide 8842 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 8882 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses @@ -1458,55 +1437,55 @@ system.iocache.demand_miss_rate::total 1 # mi system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::realview.ethernet 148243.243243 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::realview.ide 215324.565739 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 215044.902761 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::realview.ethernet 113000 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 113000 # average WriteReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 270116.991740 # average WriteInvalidateReq miss latency -system.iocache.WriteInvalidateReq_avg_miss_latency::total 270116.991740 # average WriteInvalidateReq miss latency -system.iocache.demand_avg_miss_latency::realview.ethernet 145600 # average overall miss latency -system.iocache.demand_avg_miss_latency::realview.ide 215324.565739 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 215010.420365 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ethernet 145600 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 215324.565739 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 215010.420365 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 222004 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137081.081081 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ide 177099.618638 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 176932.855952 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117500 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 117500 # average WriteReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 185624.173573 # average WriteInvalidateReq miss latency +system.iocache.WriteInvalidateReq_avg_miss_latency::total 185624.173573 # average WriteInvalidateReq miss latency +system.iocache.demand_avg_miss_latency::realview.ethernet 135612.500000 # average overall miss latency +system.iocache.demand_avg_miss_latency::realview.ide 177099.618638 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 176912.781806 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ethernet 135612.500000 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 177099.618638 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 176912.781806 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 107527 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 27403 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 16113 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.101449 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 6.673307 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 106631 # number of writebacks -system.iocache.writebacks::total 106631 # number of writebacks +system.iocache.writebacks::writebacks 106630 # number of writebacks +system.iocache.writebacks::total 106630 # number of writebacks system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::realview.ide 8838 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 8875 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::realview.ide 8842 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 8879 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106664 # number of WriteInvalidateReq MSHR misses system.iocache.WriteInvalidateReq_mshr_misses::total 106664 # number of WriteInvalidateReq MSHR misses system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::realview.ide 8838 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 8878 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::realview.ide 8842 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 8882 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses -system.iocache.overall_mshr_misses::realview.ide 8838 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 8878 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3561000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::realview.ide 1443371512 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 1446932512 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 183000 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 183000 # number of WriteReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 23265154883 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.WriteInvalidateReq_mshr_miss_latency::total 23265154883 # number of WriteInvalidateReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ethernet 3744000 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 1443371512 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 1447115512 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ethernet 3744000 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 1443371512 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 1447115512 # number of overall MSHR miss cycles +system.iocache.overall_mshr_misses::realview.ide 8842 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 8882 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3142000 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 1105053392 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 1108195392 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 193500 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 193500 # number of WriteReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14252856882 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 14252856882 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ethernet 3335500 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 1105053392 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 1108388892 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ethernet 3335500 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 1105053392 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 1108388892 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -1520,290 +1499,291 @@ system.iocache.demand_mshr_miss_rate::total 1 # system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 96243.243243 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 163314.269292 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 163034.649239 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 61000 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 61000 # average WriteReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 218116.279935 # average WriteInvalidateReq mshr miss latency -system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 218116.279935 # average WriteInvalidateReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 163314.269292 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 163000.170309 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 163314.269292 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 163000.170309 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 84918.918919 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 124977.764307 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 124810.833652 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 64500 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 64500 # average WriteReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 133623.873866 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 133623.873866 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 83387.500000 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 124977.764307 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 124790.462959 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 83387.500000 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 124977.764307 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 124790.462959 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.l2c.tags.replacements 1193420 # number of replacements -system.l2c.tags.tagsinuse 65274.322363 # Cycle average of tags in use -system.l2c.tags.total_refs 27445630 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 1256045 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 21.850833 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 6379783000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 38399.191078 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 165.877891 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 238.258282 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 3135.660678 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 9757.187471 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 161.764164 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.itb.walker 237.073896 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 3594.762150 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 9584.546752 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.585925 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002531 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.itb.walker 0.003636 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.047846 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.148883 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002468 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.itb.walker 0.003617 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.054852 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.146249 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.996007 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 240 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 62385 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 240 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 389 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2427 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 5459 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 54075 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.003662 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.951920 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 260949842 # Number of tag accesses -system.l2c.tags.data_accesses 260949842 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 229115 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 164394 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 6831894 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 3141009 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 232266 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 162523 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 6868394 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 3173246 # number of ReadReq hits -system.l2c.ReadReq_hits::total 20802841 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 7621991 # number of Writeback hits -system.l2c.Writeback_hits::total 7621991 # number of Writeback hits -system.l2c.WriteInvalidateReq_hits::cpu0.data 364580 # number of WriteInvalidateReq hits -system.l2c.WriteInvalidateReq_hits::cpu1.data 361785 # number of WriteInvalidateReq hits -system.l2c.WriteInvalidateReq_hits::total 726365 # number of WriteInvalidateReq hits -system.l2c.UpgradeReq_hits::cpu0.data 4737 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 4832 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 9569 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 795952 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 829496 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 1625448 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 229115 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 164394 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 6831894 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 3936961 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 232266 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 162523 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 6868394 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 4002742 # number of demand (read+write) hits -system.l2c.demand_hits::total 22428289 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 229115 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 164394 # number of overall hits -system.l2c.overall_hits::cpu0.inst 6831894 # number of overall hits -system.l2c.overall_hits::cpu0.data 3936961 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 232266 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 162523 # number of overall hits -system.l2c.overall_hits::cpu1.inst 6868394 # number of overall hits -system.l2c.overall_hits::cpu1.data 4002742 # number of overall hits -system.l2c.overall_hits::total 22428289 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 1733 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 1771 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 37545 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 128493 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 1846 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 1781 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 39948 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 132523 # number of ReadReq misses -system.l2c.ReadReq_misses::total 345640 # number of ReadReq misses -system.l2c.WriteInvalidateReq_misses::cpu0.data 256190 # number of WriteInvalidateReq misses -system.l2c.WriteInvalidateReq_misses::cpu1.data 246034 # number of WriteInvalidateReq misses -system.l2c.WriteInvalidateReq_misses::total 502224 # number of WriteInvalidateReq misses -system.l2c.UpgradeReq_misses::cpu0.data 17276 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 17378 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 34654 # number of UpgradeReq misses +system.l2c.tags.replacements 1294928 # number of replacements +system.l2c.tags.tagsinuse 65284.624377 # Cycle average of tags in use +system.l2c.tags.total_refs 28063625 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 1358068 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 20.664374 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 7589253000 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 38468.321907 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 163.057226 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 246.703748 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 3367.231509 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 9600.385059 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 149.839093 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.itb.walker 239.160217 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 3055.361096 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 9994.564521 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.586980 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002488 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.itb.walker 0.003764 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.051380 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.146490 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002286 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.itb.walker 0.003649 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.046621 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.152505 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.996164 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 237 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 62903 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 236 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 413 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2457 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 5430 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 54571 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.003616 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.959824 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 267604060 # Number of tag accesses +system.l2c.tags.data_accesses 267604060 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 246478 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 166336 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 6965395 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 3278179 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 243308 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 165231 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 6932947 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 3267656 # number of ReadReq hits +system.l2c.ReadReq_hits::total 21265530 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 7866652 # number of Writeback hits +system.l2c.Writeback_hits::total 7866652 # number of Writeback hits +system.l2c.WriteInvalidateReq_hits::cpu0.data 360316 # number of WriteInvalidateReq hits +system.l2c.WriteInvalidateReq_hits::cpu1.data 364967 # number of WriteInvalidateReq hits +system.l2c.WriteInvalidateReq_hits::total 725283 # number of WriteInvalidateReq hits +system.l2c.UpgradeReq_hits::cpu0.data 4896 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 4962 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 9858 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 821407 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 805470 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 1626877 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 246478 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 166336 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 6965395 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 4099586 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 243308 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 165231 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 6932947 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 4073126 # number of demand (read+write) hits +system.l2c.demand_hits::total 22892407 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 246478 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 166336 # number of overall hits +system.l2c.overall_hits::cpu0.inst 6965395 # number of overall hits +system.l2c.overall_hits::cpu0.data 4099586 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 243308 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 165231 # number of overall hits +system.l2c.overall_hits::cpu1.inst 6932947 # number of overall hits +system.l2c.overall_hits::cpu1.data 4073126 # number of overall hits +system.l2c.overall_hits::total 22892407 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 1986 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 2021 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 38679 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 132917 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 2168 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.itb.walker 2035 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 40460 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 144107 # number of ReadReq misses +system.l2c.ReadReq_misses::total 364373 # number of ReadReq misses +system.l2c.WriteInvalidateReq_misses::cpu0.data 257472 # number of WriteInvalidateReq misses +system.l2c.WriteInvalidateReq_misses::cpu1.data 250414 # number of WriteInvalidateReq misses +system.l2c.WriteInvalidateReq_misses::total 507886 # number of WriteInvalidateReq misses +system.l2c.UpgradeReq_misses::cpu0.data 17895 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 17622 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 35517 # number of UpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 222062 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 215342 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 437404 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 1733 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 1771 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 37545 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 350555 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 1846 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 1781 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 39948 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 347865 # number of demand (read+write) misses -system.l2c.demand_misses::total 783044 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 1733 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 1771 # number of overall misses -system.l2c.overall_misses::cpu0.inst 37545 # number of overall misses -system.l2c.overall_misses::cpu0.data 350555 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 1846 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 1781 # number of overall misses -system.l2c.overall_misses::cpu1.inst 39948 # number of overall misses -system.l2c.overall_misses::cpu1.data 347865 # number of overall misses -system.l2c.overall_misses::total 783044 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 135529750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 141622000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 2789793743 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 9757073998 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 147020500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 143375750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 2965510998 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 10074405745 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 26154332484 # number of ReadReq miss cycles -system.l2c.WriteInvalidateReq_miss_latency::cpu1.data 117495 # number of WriteInvalidateReq miss cycles -system.l2c.WriteInvalidateReq_miss_latency::total 117495 # number of WriteInvalidateReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 204892196 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 203834744 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 408726940 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 23499 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 72000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 95499 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 16405067720 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 15885009720 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 32290077440 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 135529750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 141622000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 2789793743 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 26162141718 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 147020500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 143375750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 2965510998 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 25959415465 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 58444409924 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 135529750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 141622000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 2789793743 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 26162141718 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 147020500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 143375750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 2965510998 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 25959415465 # number of overall miss cycles -system.l2c.overall_miss_latency::total 58444409924 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 230848 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 166165 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 6869439 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 3269502 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 234112 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 164304 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 6908342 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 3305769 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 21148481 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 7621991 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 7621991 # number of Writeback accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::cpu0.data 620770 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::cpu1.data 607819 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.WriteInvalidateReq_accesses::total 1228589 # number of WriteInvalidateReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 22013 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 22210 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 44223 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_misses::cpu0.data 247554 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 266155 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 513709 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 1986 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 2021 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 38679 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 380471 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 2168 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.itb.walker 2035 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 40460 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 410262 # number of demand (read+write) misses +system.l2c.demand_misses::total 878082 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 1986 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 2021 # number of overall misses +system.l2c.overall_misses::cpu0.inst 38679 # number of overall misses +system.l2c.overall_misses::cpu0.data 380471 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 2168 # number of overall misses +system.l2c.overall_misses::cpu1.itb.walker 2035 # number of overall misses +system.l2c.overall_misses::cpu1.inst 40460 # number of overall misses +system.l2c.overall_misses::cpu1.data 410262 # number of overall misses +system.l2c.overall_misses::total 878082 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 170354500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 177467000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 3182312556 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 11047112258 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 186335000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.itb.walker 177844750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 3318730008 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 12078497021 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 30338653093 # number of ReadReq miss cycles +system.l2c.WriteInvalidateReq_miss_latency::cpu0.data 123996 # number of WriteInvalidateReq miss cycles +system.l2c.WriteInvalidateReq_miss_latency::total 123996 # number of WriteInvalidateReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 276678088 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 272829710 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 549507798 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 79500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 79500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 159000 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 20013735944 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 21618082257 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 41631818201 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 170354500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 177467000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 3182312556 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 31060848202 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 186335000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.itb.walker 177844750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 3318730008 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 33696579278 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 71970471294 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 170354500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 177467000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 3182312556 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 31060848202 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 186335000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.itb.walker 177844750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 3318730008 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 33696579278 # number of overall miss cycles +system.l2c.overall_miss_latency::total 71970471294 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 248464 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 168357 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 7004074 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 3411096 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 245476 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 167266 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 6973407 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 3411763 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 21629903 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 7866652 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 7866652 # number of Writeback accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::cpu0.data 617788 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::cpu1.data 615381 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.WriteInvalidateReq_accesses::total 1233169 # number of WriteInvalidateReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 22791 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 22584 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 45375 # number of UpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu0.data 1 # number of SCUpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu1.data 1 # number of SCUpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 1018014 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 1044838 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 2062852 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 230848 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 166165 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 6869439 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 4287516 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 234112 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 164304 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 6908342 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 4350607 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 23211333 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 230848 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 166165 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 6869439 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 4287516 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 234112 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 164304 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 6908342 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 4350607 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 23211333 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.007507 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.010658 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.005466 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.039300 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.007885 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.010840 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.005783 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.040088 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016343 # miss rate for ReadReq accesses -system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.412697 # miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.404782 # miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_miss_rate::total 0.408781 # miss rate for WriteInvalidateReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.784809 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.782440 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.783619 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_accesses::cpu0.data 1068961 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 1071625 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 2140586 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 248464 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 168357 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 7004074 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 4480057 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 245476 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 167266 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 6973407 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 4483388 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 23770489 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 248464 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 168357 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 7004074 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 4480057 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 245476 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 167266 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 6973407 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 4483388 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 23770489 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.007993 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.012004 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.005522 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.038966 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.008832 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.012166 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.005802 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.042238 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016846 # miss rate for ReadReq accesses +system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.416764 # miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.406925 # miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_miss_rate::total 0.411854 # miss rate for WriteInvalidateReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.785178 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.780287 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.782744 # miss rate for UpgradeReq accesses system.l2c.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.218133 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.206101 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.212038 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.007507 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.010658 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.005466 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.081762 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.007885 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.010840 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.005783 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.079958 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.033735 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.007507 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.010658 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.005466 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.081762 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.007885 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.010840 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.005783 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.079958 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.033735 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 78205.279862 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 79967.250141 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 74305.333413 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 75934.673469 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 79642.741062 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 80502.947782 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 74234.279513 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 76020.054972 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 75669.287363 # average ReadReq miss latency -system.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 0.477556 # average WriteInvalidateReq miss latency -system.l2c.WriteInvalidateReq_avg_miss_latency::total 0.233949 # average WriteInvalidateReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 11859.932623 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 11729.470825 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 11794.509725 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 23499 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 72000 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 47749.500000 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 73876.069386 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73766.426057 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 73822.089967 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 78205.279862 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 79967.250141 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 74305.333413 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 74630.633475 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 79642.741062 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.itb.walker 80502.947782 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 74234.279513 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 74624.970793 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 74637.453226 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 78205.279862 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 79967.250141 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 74305.333413 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 74630.633475 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 79642.741062 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.itb.walker 80502.947782 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 74234.279513 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 74624.970793 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 74637.453226 # average overall miss latency +system.l2c.ReadExReq_miss_rate::cpu0.data 0.231584 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.248366 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.239985 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.007993 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.012004 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.005522 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.084925 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.008832 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.012166 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.005802 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.091507 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.036940 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.007993 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.012004 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.005522 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.084925 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.008832 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.012166 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.005802 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.091507 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.036940 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 85777.693857 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 87811.479466 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 82274.943923 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 83112.861846 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85947.878229 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 87392.997543 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 82024.963124 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 83816.171463 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 83262.626740 # average ReadReq miss latency +system.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 0.481590 # average WriteInvalidateReq miss latency +system.l2c.WriteInvalidateReq_avg_miss_latency::total 0.244141 # average WriteInvalidateReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 15461.195194 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 15482.335149 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 15471.683926 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 79500 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 79500 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 79500 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 80845.940457 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 81223.656354 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 81041.636804 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 85777.693857 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 87811.479466 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 82274.943923 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 81637.886204 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85947.878229 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.itb.walker 87392.997543 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 82024.963124 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 82134.292910 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 81963.269141 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 85777.693857 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 87811.479466 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 82274.943923 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 81637.886204 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85947.878229 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.itb.walker 87392.997543 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 82024.963124 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 82134.292910 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 81963.269141 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1812,177 +1792,177 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 1015610 # number of writebacks -system.l2c.writebacks::total 1015610 # number of writebacks -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1733 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1771 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 37545 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 128493 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1846 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1781 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 39948 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 132523 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 345640 # number of ReadReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 256190 # number of WriteInvalidateReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 246034 # number of WriteInvalidateReq MSHR misses -system.l2c.WriteInvalidateReq_mshr_misses::total 502224 # number of WriteInvalidateReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 17276 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 17378 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 34654 # number of UpgradeReq MSHR misses +system.l2c.writebacks::writebacks 1109675 # number of writebacks +system.l2c.writebacks::total 1109675 # number of writebacks +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1986 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2021 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 38679 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 132917 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 2168 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 2035 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 40460 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 144107 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 364373 # number of ReadReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 257472 # number of WriteInvalidateReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 250414 # number of WriteInvalidateReq MSHR misses +system.l2c.WriteInvalidateReq_mshr_misses::total 507886 # number of WriteInvalidateReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 17895 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 17622 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 35517 # number of UpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 222062 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 215342 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 437404 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 1733 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 1771 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 37545 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 350555 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 1846 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.itb.walker 1781 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 39948 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 347865 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 783044 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 1733 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 1771 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 37545 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 350555 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 1846 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.itb.walker 1781 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 39948 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 347865 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 783044 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 113876750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 119482500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 2314108757 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8139874502 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 123968000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 121118750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 2459268502 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 8407004255 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 21798702016 # number of ReadReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 5528504500 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 5313983006 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.WriteInvalidateReq_mshr_miss_latency::total 10842487506 # number of WriteInvalidateReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 172842275 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 173897376 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 346739651 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 10001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 60000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 70001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 13562638280 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 13132691780 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 26695330060 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 113876750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 119482500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 2314108757 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 21702512782 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 123968000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 121118750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 2459268502 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 21539696035 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 48494032076 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 113876750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 119482500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 2314108757 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 21702512782 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 123968000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 121118750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 2459268502 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 21539696035 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 48494032076 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 1524532500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2469002751 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 724437500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 2819508250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 7537481001 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2376122500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 2790457500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 5166580000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 1524532500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 4845125251 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 724437500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 5609965750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 12704061001 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.007507 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.010658 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.005466 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.039300 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.007885 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.010840 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.005783 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.040088 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.016343 # mshr miss rate for ReadReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.412697 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.404782 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.408781 # mshr miss rate for WriteInvalidateReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.784809 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.782440 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.783619 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_misses::cpu0.data 247554 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 266155 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 513709 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 1986 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 2021 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 38679 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 380471 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 2168 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.itb.walker 2035 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 40460 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 410262 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 878082 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 1986 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 2021 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 38679 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 380471 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 2168 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.itb.walker 2035 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 40460 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 410262 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 878082 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 145388500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 152020000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 2697284444 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 9381927242 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 159094500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 152239750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 2811418492 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 10272794479 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 25772167407 # number of ReadReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 8111001504 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 7888588001 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.WriteInvalidateReq_mshr_miss_latency::total 15999589505 # number of WriteInvalidateReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 313790893 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 308995621 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 622786514 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 67500 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 67500 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 135000 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 16917537056 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 18290027743 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 35207564799 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 145388500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 152020000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 2697284444 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 26299464298 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 159094500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 152239750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 2811418492 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 28562822222 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 60979732206 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 145388500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 152020000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 2697284444 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 26299464298 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 159094500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 152239750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 2811418492 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 28562822222 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 60979732206 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 1552554500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2745071250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1033159250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 2534045000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 7864830000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2622187500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 2557908500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 5180096000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 1552554500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 5367258750 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1033159250 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 5091953500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 13044926000 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.007993 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.012004 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.005522 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.038966 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.008832 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.012166 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.005802 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.042238 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.016846 # mshr miss rate for ReadReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.416764 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.406925 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.411854 # mshr miss rate for WriteInvalidateReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.785178 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.780287 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.782744 # mshr miss rate for UpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.218133 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.206101 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.212038 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.007507 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.010658 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.005466 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.081762 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.007885 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.010840 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.005783 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.079958 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.033735 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.007507 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.010658 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.005466 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.081762 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.007885 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.010840 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.005783 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.079958 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.033735 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 65710.761685 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 67466.120836 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 61635.604128 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 63348.777770 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 67154.929577 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 68006.035935 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 61561.742816 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63438.076824 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 63067.648467 # average ReadReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 21579.704516 # average WriteInvalidateReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 21598.571767 # average WriteInvalidateReq mshr miss latency -system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 21588.947374 # average WriteInvalidateReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10004.762387 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10006.754287 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10005.761269 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 60000 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 35000.500000 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 61075.907990 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 60985.278209 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 61031.289289 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 65710.761685 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 67466.120836 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 61635.604128 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61909.009377 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 67154.929577 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 68006.035935 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 61561.742816 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61919.698834 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 61930.149616 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 65710.761685 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 67466.120836 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 61635.604128 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61909.009377 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 67154.929577 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 68006.035935 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 61561.742816 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61919.698834 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 61930.149616 # average overall mshr miss latency +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.231584 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.248366 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.239985 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.007993 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.012004 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.005522 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.084925 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.008832 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.012166 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.005802 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.091507 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.036940 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.007993 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.012004 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.005522 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.084925 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.008832 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.012166 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.005802 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.091507 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.036940 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 73206.696878 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 75220.188026 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 69735.113214 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 70584.855526 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 73383.071956 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 74810.687961 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 69486.369056 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 71285.881179 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 70730.178710 # average ReadReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 31502.460477 # average WriteInvalidateReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 31502.184387 # average WriteInvalidateReq mshr miss latency +system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 31502.324350 # average WriteInvalidateReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17535.115563 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17534.651061 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 17534.885097 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 67500 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 67500 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 67500 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 68338.774797 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 68719.459499 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 68536.009295 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 73206.696878 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 75220.188026 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 69735.113214 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 69123.439889 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 73383.071956 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 74810.687961 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 69486.369056 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 69620.930581 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 69446.512064 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 73206.696878 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 75220.188026 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 69735.113214 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 69123.439889 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 73383.071956 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 74810.687961 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 69486.369056 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 69620.930581 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 69446.512064 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -1997,57 +1977,57 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 431429 # Transaction distribution -system.membus.trans_dist::ReadResp 431429 # Transaction distribution -system.membus.trans_dist::WriteReq 33873 # Transaction distribution -system.membus.trans_dist::WriteResp 33873 # Transaction distribution -system.membus.trans_dist::Writeback 1122241 # Transaction distribution -system.membus.trans_dist::WriteInvalidateReq 608883 # Transaction distribution -system.membus.trans_dist::WriteInvalidateResp 608883 # Transaction distribution -system.membus.trans_dist::UpgradeReq 35220 # Transaction distribution +system.membus.trans_dist::ReadReq 450083 # Transaction distribution +system.membus.trans_dist::ReadResp 450083 # Transaction distribution +system.membus.trans_dist::WriteReq 33710 # Transaction distribution +system.membus.trans_dist::WriteResp 33710 # Transaction distribution +system.membus.trans_dist::Writeback 1216305 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 614546 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 614546 # Transaction distribution +system.membus.trans_dist::UpgradeReq 36081 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.membus.trans_dist::UpgradeResp 35222 # Transaction distribution -system.membus.trans_dist::ReadExReq 436846 # Transaction distribution -system.membus.trans_dist::ReadExResp 436846 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 123190 # Packet count per connected master and slave (bytes) +system.membus.trans_dist::UpgradeResp 36083 # Transaction distribution +system.membus.trans_dist::ReadExReq 513152 # Transaction distribution +system.membus.trans_dist::ReadExResp 513152 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6948 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 3746179 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 3876375 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 334941 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 334941 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4211316 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156320 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6942 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4043368 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4173072 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335046 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 335046 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 4508118 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13896 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 147371488 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 147541836 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14041536 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 14041536 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 161583372 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 3431 # Total snoops (count) -system.membus.snoop_fanout::samples 2557707 # Request fanout histogram +system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13884 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 159836512 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 160006362 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14048000 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 14048000 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 174054362 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 3335 # Total snoops (count) +system.membus.snoop_fanout::samples 2753479 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 2557707 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 2753479 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 2557707 # Request fanout histogram -system.membus.reqLayer0.occupancy 107352000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 2753479 # Request fanout histogram +system.membus.reqLayer0.occupancy 107121000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 31000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 41500 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 5560499 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 5172000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 16960886493 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 10421674858 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 8211852015 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 5445003775 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 186625462 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 151621202 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.txBytes 966 # Bytes Transmitted system.realview.ethernet.txPackets 3 # Number of Packets Transmitted @@ -2091,55 +2071,53 @@ system.realview.ethernet.totalRxOrn 0 # to system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 18 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.trans_dist::ReadReq 21612149 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 21604161 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 33873 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 33873 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 7621991 # Transaction distribution -system.toL2Bus.trans_dist::WriteInvalidateReq 1335253 # Transaction distribution -system.toL2Bus.trans_dist::WriteInvalidateResp 1228589 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 44226 # Transaction distribution +system.toL2Bus.trans_dist::ReadReq 22091229 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 22083154 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 33710 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 33710 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 7866652 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateReq 1339933 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateResp 1233169 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 45378 # Transaction distribution system.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 44228 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 2062852 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 2062852 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 27641812 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 27580079 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 784917 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 1183820 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 57190628 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 881950484 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1119524728 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 2643752 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 3719680 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 2007838644 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 494311 # Total snoops (count) -system.toL2Bus.snoop_fanout::samples 32599559 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 5.003544 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.059428 # Request fanout histogram +system.toL2Bus.trans_dist::UpgradeResp 45380 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 2140586 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 2140586 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 28041212 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 28486273 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 793018 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 1241724 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 58562227 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 894731284 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1156290950 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 2684984 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 3951520 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 2057658738 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 492069 # Total snoops (count) +system.toL2Bus.snoop_fanout::samples 33406949 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 3.003462 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.058735 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::5 32484017 99.65% 99.65% # Request fanout histogram -system.toL2Bus.snoop_fanout::6 115542 0.35% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::3 33291303 99.65% 99.65% # Request fanout histogram +system.toL2Bus.snoop_fanout::4 115646 0.35% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram -system.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 32599559 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 51716744749 # Layer occupancy (ticks) -system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 3993000 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram +system.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram +system.toL2Bus.snoop_fanout::total 33406949 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 25817690750 # Layer occupancy (ticks) +system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) +system.toL2Bus.snoopLayer0.occupancy 1207500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 62067119757 # Layer occupancy (ticks) -system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 39696027226 # Layer occupancy (ticks) -system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 454863250 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 21033645158 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) +system.toL2Bus.respLayer1.occupancy 14294630789 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) +system.toL2Bus.respLayer2.occupancy 457872249 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 719296500 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 748277250 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- |