diff options
Diffstat (limited to 'tests/long/fs/10.linux-boot')
12 files changed, 14725 insertions, 17149 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt index 4177c2e35..bc7291548 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt @@ -1,140 +1,140 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.903338 # Number of seconds simulated -sim_ticks 1903338216000 # Number of ticks simulated -final_tick 1903338216000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.905240 # Number of seconds simulated +sim_ticks 1905239522500 # Number of ticks simulated +final_tick 1905239522500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 150214 # Simulator instruction rate (inst/s) -host_op_rate 150214 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5096064990 # Simulator tick rate (ticks/s) -host_mem_usage 314972 # Number of bytes of host memory used -host_seconds 373.49 # Real time elapsed on the host -sim_insts 56103611 # Number of instructions simulated -sim_ops 56103611 # Number of ops (including micro ops) simulated +host_inst_rate 125426 # Simulator instruction rate (inst/s) +host_op_rate 125426 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4213194084 # Simulator tick rate (ticks/s) +host_mem_usage 351852 # Number of bytes of host memory used +host_seconds 452.21 # Real time elapsed on the host +sim_insts 56718526 # Number of instructions simulated +sim_ops 56718526 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.inst 740992 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24346432 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2650176 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 236544 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 996032 # Number of bytes read from this memory -system.physmem.bytes_read::total 28970176 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 740992 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 236544 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 977536 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7923904 # Number of bytes written to this memory -system.physmem.bytes_written::total 7923904 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 11578 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 380413 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41409 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 3696 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 15563 # Number of read requests responded to by this memory -system.physmem.num_reads::total 452659 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 123811 # Number of write requests responded to by this memory -system.physmem.num_writes::total 123811 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 389312 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12791438 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1392383 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 124278 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 523308 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15220719 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 389312 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 124278 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 513590 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4163161 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4163161 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4163161 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 389312 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12791438 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1392383 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 124278 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 523308 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19383880 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 452659 # Number of read requests accepted -system.physmem.writeReqs 123811 # Number of write requests accepted -system.physmem.readBursts 452659 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 123811 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 28966400 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3776 # Total number of bytes read from write queue -system.physmem.bytesWritten 7923264 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 28970176 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7923904 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 59 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu0.inst 764480 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24384256 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2649344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 214080 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 925440 # Number of bytes read from this memory +system.physmem.bytes_read::total 28937600 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 764480 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 214080 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 978560 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7885248 # Number of bytes written to this memory +system.physmem.bytes_written::total 7885248 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 11945 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 381004 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41396 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 3345 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 14460 # Number of read requests responded to by this memory +system.physmem.num_reads::total 452150 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 123207 # Number of write requests responded to by this memory +system.physmem.num_writes::total 123207 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 401251 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12798525 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1390557 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 112364 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 485734 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15188432 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 401251 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 112364 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 513615 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4138717 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4138717 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4138717 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 401251 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12798525 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1390557 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 112364 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 485734 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19327149 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 452150 # Number of read requests accepted +system.physmem.writeReqs 123207 # Number of write requests accepted +system.physmem.readBursts 452150 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 123207 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 28929984 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7616 # Total number of bytes read from write queue +system.physmem.bytesWritten 7883136 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 28937600 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7885248 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 119 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 3474 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 28542 # Per bank write bursts -system.physmem.perBankRdBursts::1 28115 # Per bank write bursts -system.physmem.perBankRdBursts::2 28449 # Per bank write bursts -system.physmem.perBankRdBursts::3 28319 # Per bank write bursts -system.physmem.perBankRdBursts::4 28001 # Per bank write bursts -system.physmem.perBankRdBursts::5 28388 # Per bank write bursts -system.physmem.perBankRdBursts::6 28437 # Per bank write bursts -system.physmem.perBankRdBursts::7 28681 # Per bank write bursts -system.physmem.perBankRdBursts::8 28670 # Per bank write bursts -system.physmem.perBankRdBursts::9 28576 # Per bank write bursts -system.physmem.perBankRdBursts::10 28034 # Per bank write bursts -system.physmem.perBankRdBursts::11 27899 # Per bank write bursts -system.physmem.perBankRdBursts::12 27884 # Per bank write bursts -system.physmem.perBankRdBursts::13 28245 # Per bank write bursts -system.physmem.perBankRdBursts::14 28268 # Per bank write bursts -system.physmem.perBankRdBursts::15 28092 # Per bank write bursts -system.physmem.perBankWrBursts::0 8222 # Per bank write bursts -system.physmem.perBankWrBursts::1 7571 # Per bank write bursts -system.physmem.perBankWrBursts::2 7821 # Per bank write bursts -system.physmem.perBankWrBursts::3 7782 # Per bank write bursts -system.physmem.perBankWrBursts::4 7428 # Per bank write bursts -system.physmem.perBankWrBursts::5 7859 # Per bank write bursts -system.physmem.perBankWrBursts::6 7924 # Per bank write bursts -system.physmem.perBankWrBursts::7 7992 # Per bank write bursts -system.physmem.perBankWrBursts::8 7912 # Per bank write bursts -system.physmem.perBankWrBursts::9 7920 # Per bank write bursts -system.physmem.perBankWrBursts::10 7418 # Per bank write bursts -system.physmem.perBankWrBursts::11 7297 # Per bank write bursts -system.physmem.perBankWrBursts::12 7319 # Per bank write bursts -system.physmem.perBankWrBursts::13 7829 # Per bank write bursts -system.physmem.perBankWrBursts::14 7922 # Per bank write bursts -system.physmem.perBankWrBursts::15 7585 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 5017 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 28700 # Per bank write bursts +system.physmem.perBankRdBursts::1 28863 # Per bank write bursts +system.physmem.perBankRdBursts::2 29008 # Per bank write bursts +system.physmem.perBankRdBursts::3 28541 # Per bank write bursts +system.physmem.perBankRdBursts::4 28135 # Per bank write bursts +system.physmem.perBankRdBursts::5 28059 # Per bank write bursts +system.physmem.perBankRdBursts::6 27918 # Per bank write bursts +system.physmem.perBankRdBursts::7 27861 # Per bank write bursts +system.physmem.perBankRdBursts::8 27885 # Per bank write bursts +system.physmem.perBankRdBursts::9 28003 # Per bank write bursts +system.physmem.perBankRdBursts::10 27955 # Per bank write bursts +system.physmem.perBankRdBursts::11 28030 # Per bank write bursts +system.physmem.perBankRdBursts::12 28165 # Per bank write bursts +system.physmem.perBankRdBursts::13 28514 # Per bank write bursts +system.physmem.perBankRdBursts::14 28239 # Per bank write bursts +system.physmem.perBankRdBursts::15 28155 # Per bank write bursts +system.physmem.perBankWrBursts::0 8383 # Per bank write bursts +system.physmem.perBankWrBursts::1 8222 # Per bank write bursts +system.physmem.perBankWrBursts::2 8291 # Per bank write bursts +system.physmem.perBankWrBursts::3 7900 # Per bank write bursts +system.physmem.perBankWrBursts::4 7506 # Per bank write bursts +system.physmem.perBankWrBursts::5 7518 # Per bank write bursts +system.physmem.perBankWrBursts::6 7426 # Per bank write bursts +system.physmem.perBankWrBursts::7 7231 # Per bank write bursts +system.physmem.perBankWrBursts::8 7193 # Per bank write bursts +system.physmem.perBankWrBursts::9 7295 # Per bank write bursts +system.physmem.perBankWrBursts::10 7315 # Per bank write bursts +system.physmem.perBankWrBursts::11 7381 # Per bank write bursts +system.physmem.perBankWrBursts::12 7680 # Per bank write bursts +system.physmem.perBankWrBursts::13 8142 # Per bank write bursts +system.physmem.perBankWrBursts::14 8013 # Per bank write bursts +system.physmem.perBankWrBursts::15 7678 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 11 # Number of times write queue was full causing retry -system.physmem.totGap 1903333578000 # Total gap between requests +system.physmem.numWrRetry 10 # Number of times write queue was full causing retry +system.physmem.totGap 1905235063000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 452659 # Read request sizes (log2) +system.physmem.readPktSize::6 452150 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 123811 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 323009 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 67548 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 34699 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 6478 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2371 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2334 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1401 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1370 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1491 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1342 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1292 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1112 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 975 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 964 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 959 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 957 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 955 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 964 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 962 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 9 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 5 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 4 # What read queue length does an incoming req see +system.physmem.writePktSize::6 123207 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 319865 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 54341 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 31702 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9495 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1181 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4300 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3776 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3798 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3977 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2606 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2173 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 2035 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1927 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1842 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1542 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1515 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1493 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1512 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 1685 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 1253 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see @@ -143,461 +143,375 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4849 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4883 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4897 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5584 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6333 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5671 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5669 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5751 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5810 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5108 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5105 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5948 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 6051 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 6046 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6136 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6172 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5299 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5396 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5248 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5812 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6208 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 343 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 192 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 46 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 30 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 22 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 18 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 18 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 24 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 47120 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 782.856367 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 226.112166 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1866.075506 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 16751 35.55% 35.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 6847 14.53% 50.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 4876 10.35% 60.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2833 6.01% 66.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 1808 3.84% 70.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1449 3.08% 73.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1103 2.34% 75.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 806 1.71% 77.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 633 1.34% 78.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 628 1.33% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 650 1.38% 81.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 508 1.08% 82.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 311 0.66% 83.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 305 0.65% 83.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 262 0.56% 84.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 366 0.78% 85.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 155 0.33% 85.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 210 0.45% 85.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 130 0.28% 86.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 135 0.29% 86.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 148 0.31% 86.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 388 0.82% 87.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 228 0.48% 88.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 713 1.51% 89.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 124 0.26% 89.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 79 0.17% 90.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 68 0.14% 90.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 140 0.30% 90.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 59 0.13% 90.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 90 0.19% 90.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 49 0.10% 90.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 89 0.19% 91.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 69 0.15% 91.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 88 0.19% 91.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 28 0.06% 91.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 26 0.06% 91.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 54 0.11% 91.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 52 0.11% 91.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 27 0.06% 91.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 28 0.06% 91.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 27 0.06% 91.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 54 0.11% 92.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 53 0.11% 92.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 17 0.04% 92.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 31 0.07% 92.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 83 0.18% 92.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 40 0.08% 92.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 35 0.07% 92.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 42 0.09% 92.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 86 0.18% 92.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 24 0.05% 92.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 15 0.03% 93.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 51 0.11% 93.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 50 0.11% 93.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 24 0.05% 93.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 22 0.05% 93.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 24 0.05% 93.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 52 0.11% 93.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 51 0.11% 93.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 12 0.03% 93.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 29 0.06% 93.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 84 0.18% 93.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 41 0.09% 93.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 31 0.07% 94.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 38 0.08% 94.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 87 0.18% 94.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 24 0.05% 94.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 17 0.04% 94.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 52 0.11% 94.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 51 0.11% 94.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 24 0.05% 94.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 22 0.05% 94.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 23 0.05% 94.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 50 0.11% 94.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 51 0.11% 94.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 12 0.03% 94.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 27 0.06% 95.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 86 0.18% 95.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 41 0.09% 95.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 30 0.06% 95.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 39 0.08% 95.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 84 0.18% 95.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 24 0.05% 95.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 9 0.02% 95.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 53 0.11% 95.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 50 0.11% 95.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 23 0.05% 95.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 22 0.05% 95.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 22 0.05% 96.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 49 0.10% 96.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 50 0.11% 96.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 9 0.02% 96.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 25 0.05% 96.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 85 0.18% 96.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 41 0.09% 96.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 30 0.06% 96.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 42 0.09% 96.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 84 0.18% 96.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 24 0.05% 96.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 10 0.02% 96.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 52 0.11% 97.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 52 0.11% 97.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 24 0.05% 97.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 22 0.05% 97.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 25 0.05% 97.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 49 0.10% 97.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 49 0.10% 97.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 8 0.02% 97.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6979 27 0.06% 97.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 87 0.18% 97.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 41 0.09% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 317 0.67% 98.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7235 1 0.00% 98.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7299 2 0.00% 98.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7363 1 0.00% 98.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 6 0.01% 98.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7491 1 0.00% 98.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 1 0.00% 98.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 14 0.03% 98.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7747 2 0.00% 98.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 8 0.02% 98.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8003 1 0.00% 98.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 3 0.01% 98.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 322 0.68% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8259 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8451 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8640-8643 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8707 2 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8771 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9024-9027 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9091 2 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 2 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9347 3 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9664-9667 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9731 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 3 0.01% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10176-10179 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10304-10307 2 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11331 2 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11395 2 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11456-11459 2 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11584-11587 2 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11651 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11712-11715 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11840-11843 1 0.00% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11907 2 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11968-11971 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12035 4 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12483 1 0.00% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12547 2 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 2 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 2 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 2 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 3 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13504-13507 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13571 2 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 3 0.01% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13955 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14144-14147 2 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 3 0.01% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14784-14787 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 1 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15040-15043 1 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 2 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 39 0.08% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15555 2 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16003 2 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16195 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 175 0.37% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 47120 # Bytes accessed per row activation -system.physmem.totQLat 8783315250 # Total ticks spent queuing -system.physmem.totMemAccLat 16310447750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2263000000 # Total ticks spent in databus transfers -system.physmem.totBankLat 5264132500 # Total ticks spent accessing banks -system.physmem.avgQLat 19406.35 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 11630.87 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 2374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3618 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4468 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5021 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5107 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5203 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5917 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5811 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5880 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6628 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6580 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6554 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6131 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 3796 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 2487 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1653 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1110 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1093 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1234 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1523 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1618 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1796 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1882 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1750 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1868 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1849 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1781 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1824 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1698 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1470 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 893 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 633 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 442 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 275 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 38 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 26 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 23 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 24 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 51367 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 630.908404 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 404.510586 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 424.248985 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 9707 18.90% 18.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 6974 13.58% 32.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 3124 6.08% 38.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1892 3.68% 42.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1518 2.96% 45.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 943 1.84% 47.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 823 1.60% 48.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 886 1.72% 50.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 25500 49.64% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 51367 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 7232 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 62.502074 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2469.163441 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 7229 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 7232 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 7232 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.031803 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.787924 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.763450 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6148 85.01% 85.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 35 0.48% 85.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 69 0.95% 86.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 422 5.84% 92.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 144 1.99% 94.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 50 0.69% 94.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 33 0.46% 95.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 29 0.40% 95.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 50 0.69% 96.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 33 0.46% 96.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 22 0.30% 97.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 30 0.41% 97.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 23 0.32% 98.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 33 0.46% 98.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 3 0.04% 98.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 10 0.14% 98.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 7 0.10% 98.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 5 0.07% 98.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 2 0.03% 98.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 3 0.04% 98.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 4 0.06% 98.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 3 0.04% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 4 0.06% 99.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 6 0.08% 99.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 7 0.10% 99.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 2 0.03% 99.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 5 0.07% 99.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 4 0.06% 99.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 2 0.03% 99.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 2 0.03% 99.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 2 0.03% 99.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 9 0.12% 99.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 8 0.11% 99.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 6 0.08% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 1 0.01% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::51 4 0.06% 99.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 3 0.04% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 2 0.03% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54 1 0.01% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::55 4 0.06% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 2 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 7232 # Writes before turning the bus around for reads +system.physmem.totQLat 10473139750 # Total ticks spent queuing +system.physmem.totMemAccLat 18209837250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2260155000 # Total ticks spent in databus transfers +system.physmem.totBankLat 5476542500 # Total ticks spent accessing banks +system.physmem.avgQLat 23169.07 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 12115.41 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 36037.22 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 15.22 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 4.16 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 15.22 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 4.16 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 40284.49 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 15.18 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 4.14 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 15.19 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 4.14 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 9.32 # Average write queue length when enqueuing -system.physmem.readRowHits 430734 # Number of row buffer hits during reads -system.physmem.writeRowHits 98547 # Number of row buffer hits during writes -system.physmem.readRowHitRate 95.17 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 79.59 # Row buffer hit rate for writes -system.physmem.avgGap 3301704.47 # Average gap between requests -system.physmem.pageHitRate 91.82 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.41 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 19439855 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 296479 # Transaction distribution -system.membus.trans_dist::ReadResp 296230 # Transaction distribution -system.membus.trans_dist::WriteReq 12351 # Transaction distribution -system.membus.trans_dist::WriteResp 12351 # Transaction distribution -system.membus.trans_dist::Writeback 123811 # Transaction distribution -system.membus.trans_dist::UpgradeReq 5304 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 1475 # Transaction distribution -system.membus.trans_dist::UpgradeResp 3474 # Transaction distribution -system.membus.trans_dist::ReadExReq 164353 # Transaction distribution -system.membus.trans_dist::ReadExResp 164224 # Transaction distribution -system.membus.trans_dist::BadAddressError 249 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 39094 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 915454 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 498 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 955046 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124656 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 124656 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1079702 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 68202 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 31586624 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 31654826 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5307456 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5307456 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 36962282 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 36962282 # Total data (bytes) -system.membus.snoop_data_through_bus 38336 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 36252500 # Layer occupancy (ticks) +system.physmem.avgRdQLen 1.83 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.68 # Average write queue length when enqueuing +system.physmem.readRowHits 407908 # Number of row buffer hits during reads +system.physmem.writeRowHits 99848 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.24 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.04 # Row buffer hit rate for writes +system.physmem.avgGap 3311396.34 # Average gap between requests +system.physmem.pageHitRate 88.27 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.40 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 19386335 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 296672 # Transaction distribution +system.membus.trans_dist::ReadResp 296448 # Transaction distribution +system.membus.trans_dist::WriteReq 13044 # Transaction distribution +system.membus.trans_dist::WriteResp 13044 # Transaction distribution +system.membus.trans_dist::Writeback 123207 # Transaction distribution +system.membus.trans_dist::UpgradeReq 9628 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 5545 # Transaction distribution +system.membus.trans_dist::UpgradeResp 5017 # Transaction distribution +system.membus.trans_dist::ReadExReq 163957 # Transaction distribution +system.membus.trans_dist::ReadExResp 163513 # Transaction distribution +system.membus.trans_dist::BadAddressError 224 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40492 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 924104 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 448 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 965044 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124646 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 124646 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1089690 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 73787 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 31516032 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 31589819 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5306816 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5306816 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 36896635 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 36896635 # Total data (bytes) +system.membus.snoop_data_through_bus 38976 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 37949499 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1624596499 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1621348498 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 317500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 283500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 3836772510 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 3837196476 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 376321991 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 376708248 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 345713 # number of replacements -system.l2c.tags.tagsinuse 65292.619294 # Cycle average of tags in use -system.l2c.tags.total_refs 2607692 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 410924 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 6.345923 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 7069563750 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 53648.503329 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4120.078366 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 5598.798644 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 1365.340117 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 559.898838 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.818611 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.062867 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.085431 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.020833 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.008543 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.996286 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65211 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 179 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 2154 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 5524 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6881 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 50473 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.995041 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 27399611 # Number of tag accesses -system.l2c.tags.data_accesses 27399611 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.inst 754547 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 572386 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 313557 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 249669 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1890159 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 840492 # number of Writeback hits -system.l2c.Writeback_hits::total 840492 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 130 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 74 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 204 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 37 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 33 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 70 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 144073 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 44330 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 188403 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 754547 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 716459 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 313557 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 293999 # number of demand (read+write) hits -system.l2c.demand_hits::total 2078562 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 754547 # number of overall hits -system.l2c.overall_hits::cpu0.data 716459 # number of overall hits -system.l2c.overall_hits::cpu1.inst 313557 # number of overall hits -system.l2c.overall_hits::cpu1.data 293999 # number of overall hits -system.l2c.overall_hits::total 2078562 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 11586 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 272059 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 3706 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1775 # number of ReadReq misses -system.l2c.ReadReq_misses::total 289126 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2565 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 587 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 3152 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 58 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 107 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 165 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 108741 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 14088 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 122829 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 11586 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 380800 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 3706 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 15863 # number of demand (read+write) misses -system.l2c.demand_misses::total 411955 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 11586 # number of overall misses -system.l2c.overall_misses::cpu0.data 380800 # number of overall misses -system.l2c.overall_misses::cpu1.inst 3706 # number of overall misses -system.l2c.overall_misses::cpu1.data 15863 # number of overall misses -system.l2c.overall_misses::total 411955 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 929054999 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 17693461250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 314236981 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 144928247 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 19081681477 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 842965 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 1256946 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 2099911 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 221993 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 116495 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 338488 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 8947158383 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1452475204 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 10399633587 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 929054999 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 26640619633 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 314236981 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1597403451 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 29481315064 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 929054999 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 26640619633 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 314236981 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1597403451 # number of overall miss cycles -system.l2c.overall_miss_latency::total 29481315064 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 766133 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 844445 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 317263 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 251444 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2179285 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 840492 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 840492 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 2695 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 661 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 3356 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 95 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 140 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 235 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 252814 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 58418 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 311232 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 766133 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1097259 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 317263 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 309862 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2490517 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 766133 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1097259 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 317263 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 309862 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2490517 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015123 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.322175 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.011681 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.007059 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.132670 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.951763 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.888048 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.939213 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.610526 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.764286 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.702128 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.430123 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.241159 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.394654 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015123 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.347047 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.011681 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.051194 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.165409 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015123 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.347047 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.011681 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.051194 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.165409 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 80187.726480 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 65035.382950 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 84791.414193 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 81649.716620 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 65997.805376 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 328.641326 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2141.304940 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 666.215419 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3827.465517 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 1088.738318 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 2051.442424 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 82279.530104 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 103100.170642 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 84667.575141 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 80187.726480 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 69959.610381 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 84791.414193 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 100699.959087 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 71564.406462 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 80187.726480 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 69959.610381 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 84791.414193 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 100699.959087 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 71564.406462 # average overall miss latency +system.l2c.tags.replacements 345233 # number of replacements +system.l2c.tags.tagsinuse 65245.285653 # Cycle average of tags in use +system.l2c.tags.total_refs 2551644 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 410415 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 6.217229 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 7106352750 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 53519.548176 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4149.494238 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 5612.081999 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 1358.843164 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 605.318076 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.816643 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.063316 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.085634 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.020734 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.009236 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.995564 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 65182 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 2472 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 5440 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 5794 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 51245 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.994598 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 26808140 # Number of tag accesses +system.l2c.tags.data_accesses 26808140 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.inst 890534 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 623023 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 181208 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 171976 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1866741 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 807199 # number of Writeback hits +system.l2c.Writeback_hits::total 807199 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 179 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 196 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 375 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 42 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 30 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 72 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 156975 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 15152 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 172127 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 890534 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 779998 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 181208 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 187128 # number of demand (read+write) hits +system.l2c.demand_hits::total 2038868 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 890534 # number of overall hits +system.l2c.overall_hits::cpu0.data 779998 # number of overall hits +system.l2c.overall_hits::cpu1.inst 181208 # number of overall hits +system.l2c.overall_hits::cpu1.data 187128 # number of overall hits +system.l2c.overall_hits::total 2038868 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 11953 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 272223 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 3356 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1782 # number of ReadReq misses +system.l2c.ReadReq_misses::total 289314 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 3186 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 726 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3912 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 379 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 428 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 807 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 109189 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 13070 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 122259 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 11953 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 381412 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 3356 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 14852 # number of demand (read+write) misses +system.l2c.demand_misses::total 411573 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 11953 # number of overall misses +system.l2c.overall_misses::cpu0.data 381412 # number of overall misses +system.l2c.overall_misses::cpu1.inst 3356 # number of overall misses +system.l2c.overall_misses::cpu1.data 14852 # number of overall misses +system.l2c.overall_misses::total 411573 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 917004250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 17843471250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 269423486 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 137552496 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 19167451482 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 1326945 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 933461 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 2260406 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 265489 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2039412 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 2304901 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 9056624622 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1307071580 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 10363696202 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 917004250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 26900095872 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 269423486 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 1444624076 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 29531147684 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 917004250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 26900095872 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 269423486 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 1444624076 # number of overall miss cycles +system.l2c.overall_miss_latency::total 29531147684 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 902487 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 895246 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 184564 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 173758 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2156055 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 807199 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 807199 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 3365 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 922 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 4287 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 421 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 458 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 879 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 266164 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 28222 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 294386 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 902487 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1161410 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 184564 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 201980 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2450441 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 902487 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1161410 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 184564 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 201980 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2450441 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.013245 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.304076 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.018183 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.010256 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.134187 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.946805 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.787419 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.912526 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.900238 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.934498 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.918089 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.410232 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.463114 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.415302 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.013245 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.328404 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.018183 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.073532 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.167959 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.013245 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.328404 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.018183 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.073532 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.167959 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 76717.497699 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 65547.258130 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 80281.134088 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 77189.952862 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 66251.379062 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 416.492467 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 1285.758953 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 577.813395 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 700.498681 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 4764.981308 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 2856.135068 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 82944.478125 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 100005.476664 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 84768.370443 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 76717.497699 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 70527.660042 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 80281.134088 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 97267.982494 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 71751.907156 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 76717.497699 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 70527.660042 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 80281.134088 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 97267.982494 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 71751.907156 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -606,125 +520,125 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 82291 # number of writebacks -system.l2c.writebacks::total 82291 # number of writebacks +system.l2c.writebacks::writebacks 81684 # number of writebacks +system.l2c.writebacks::total 81684 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 7 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu0.data 1 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 10 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 11 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 19 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 7 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu0.data 1 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 10 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 19 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu0.inst 7 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu0.data 1 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 10 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 11579 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 272058 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 3696 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1775 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 289108 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2565 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 587 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 3152 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 58 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 107 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 165 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 108741 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 14088 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 122829 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 11579 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 380799 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 3696 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 15863 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 411937 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 11579 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 380799 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 3696 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 15863 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 411937 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 782519751 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14298950750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 266998019 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 147305751 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 15495774271 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 25723531 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5884082 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 31607613 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 641556 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 1072106 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 1713662 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 7614105115 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1279019296 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8893124411 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 782519751 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 21913055865 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 266998019 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1426325047 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 24388898682 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 782519751 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 21913055865 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 266998019 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1426325047 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 24388898682 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 931434500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 458421000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1389855500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1577498000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 884169000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2461667000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 2508932500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1342590000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 3851522500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015114 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.322174 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.011650 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.007059 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.132662 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.951763 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.888048 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.939213 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.610526 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.764286 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.702128 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.430123 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.241159 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.394654 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015114 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.347046 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.011650 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.051194 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.165402 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015114 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.347046 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.011650 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.051194 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.165402 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 67580.944037 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 52558.464555 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 72239.723755 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 82989.155493 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 53598.566179 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10028.667057 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10023.989779 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10027.796003 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 11061.310345 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10019.682243 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10385.830303 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 70020.554483 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 90787.854628 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 72402.481588 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 67580.944037 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 57544.940677 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72239.723755 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 89915.214461 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 59205.409279 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 67580.944037 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 57544.940677 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72239.723755 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 89915.214461 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 59205.409279 # average overall mshr miss latency +system.l2c.overall_mshr_hits::cpu1.inst 11 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 19 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.inst 11946 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 272222 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 3345 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1782 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 289295 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 3186 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 726 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 3912 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 379 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 428 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 807 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 109189 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 13070 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 122259 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 11946 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 381411 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 3345 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 14852 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 411554 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 11946 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 381411 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 3345 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 14852 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 411554 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 765862000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14447057750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 226574764 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 136795504 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 15576290018 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 31921141 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 7272722 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 39193863 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 3803378 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4284427 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 8087805 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 7721269876 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1146179920 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8867449796 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 765862000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 22168327626 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 226574764 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1282975424 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 24443739814 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 765862000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 22168327626 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 226574764 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1282975424 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 24443739814 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 936599500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 454544000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1391143500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1663713500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 943761500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2607475000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 2600313000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1398305500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 3998618500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.013237 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.304075 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.018124 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.010256 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.134178 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.946805 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.787419 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.912526 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.900238 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.934498 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.918089 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.410232 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.463114 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.415302 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.013237 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.328403 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.018124 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.073532 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.167951 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.013237 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.328403 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.018124 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.073532 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.167951 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 64110.329818 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 53070.867711 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 67735.355456 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 76765.153760 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 53842.237225 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10019.190521 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10017.523416 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10018.881135 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10035.298153 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10010.343458 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10022.063197 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 70714.722875 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 87695.479725 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 72530.037020 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 64110.329818 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 58121.888530 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 67735.355456 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 86384.017237 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 59393.760756 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 64110.329818 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 58121.888530 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 67735.355456 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 86384.017237 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 59393.760756 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -735,15 +649,15 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.tags.replacements 41695 # number of replacements -system.iocache.tags.tagsinuse 0.213166 # Cycle average of tags in use +system.iocache.tags.replacements 41698 # number of replacements +system.iocache.tags.tagsinuse 0.475429 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 41711 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 41714 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1712301131000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 0.213166 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.013323 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.013323 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1712299730000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 0.475429 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.029714 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.029714 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -757,14 +671,14 @@ system.iocache.demand_misses::tsunami.ide 41727 # n system.iocache.demand_misses::total 41727 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41727 # number of overall misses system.iocache.overall_misses::total 41727 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21368383 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21368383 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 13021515788 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 13021515788 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 13042884171 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 13042884171 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 13042884171 # number of overall miss cycles -system.iocache.overall_miss_latency::total 13042884171 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21363133 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21363133 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 13166015946 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 13166015946 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 13187379079 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 13187379079 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 13187379079 # number of overall miss cycles +system.iocache.overall_miss_latency::total 13187379079 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 175 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 175 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -781,24 +695,24 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122105.045714 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 122105.045714 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 313378.797362 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 313378.797362 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 312576.609174 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 312576.609174 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 312576.609174 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 312576.609174 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 407057 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122075.045714 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 122075.045714 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 316856.371438 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 316856.371438 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 316039.472739 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 316039.472739 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 316039.472739 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 316039.472739 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 391077 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 29358 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 28468 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 13.865284 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 13.737424 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 41520 # number of writebacks -system.iocache.writebacks::total 41520 # number of writebacks +system.iocache.writebacks::writebacks 41523 # number of writebacks +system.iocache.writebacks::total 41523 # number of writebacks system.iocache.ReadReq_mshr_misses::tsunami.ide 175 # number of ReadReq MSHR misses system.iocache.ReadReq_mshr_misses::total 175 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses @@ -807,14 +721,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41727 system.iocache.demand_mshr_misses::total 41727 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41727 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41727 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12267383 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12267383 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10859254806 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10859254806 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 10871522189 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10871522189 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 10871522189 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10871522189 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12262133 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12262133 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 11002982450 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 11002982450 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 11015244583 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 11015244583 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 11015244583 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 11015244583 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -823,14 +737,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70099.331429 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 70099.331429 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 261341.326675 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 261341.326675 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 260539.271671 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 260539.271671 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 260539.271671 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 260539.271671 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70069.331429 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 70069.331429 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 264800.309251 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 264800.309251 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 263983.621708 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 263983.621708 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 263983.621708 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 263983.621708 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -844,35 +758,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 11006012 # Number of BP lookups -system.cpu0.branchPred.condPredicted 9319545 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 291548 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 7161716 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 4729334 # Number of BTB hits +system.cpu0.branchPred.lookups 12197818 # Number of BP lookups +system.cpu0.branchPred.condPredicted 10301308 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 323625 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 8091894 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 5160475 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 66.036324 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 682987 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 26515 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 63.773389 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 773216 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 29770 # Number of incorrect RAS predictions. system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 7888949 # DTB read hits -system.cpu0.dtb.read_misses 30101 # DTB read misses -system.cpu0.dtb.read_acv 574 # DTB read access violations -system.cpu0.dtb.read_accesses 665608 # DTB read accesses -system.cpu0.dtb.write_hits 5247941 # DTB write hits -system.cpu0.dtb.write_misses 8093 # DTB write misses -system.cpu0.dtb.write_acv 365 # DTB write access violations -system.cpu0.dtb.write_accesses 232480 # DTB write accesses -system.cpu0.dtb.data_hits 13136890 # DTB hits -system.cpu0.dtb.data_misses 38194 # DTB misses -system.cpu0.dtb.data_acv 939 # DTB access violations -system.cpu0.dtb.data_accesses 898088 # DTB accesses -system.cpu0.itb.fetch_hits 973403 # ITB hits -system.cpu0.itb.fetch_misses 31216 # ITB misses -system.cpu0.itb.fetch_acv 1004 # ITB acv -system.cpu0.itb.fetch_accesses 1004619 # ITB accesses +system.cpu0.dtb.read_hits 8724392 # DTB read hits +system.cpu0.dtb.read_misses 30821 # DTB read misses +system.cpu0.dtb.read_acv 561 # DTB read access violations +system.cpu0.dtb.read_accesses 667825 # DTB read accesses +system.cpu0.dtb.write_hits 5867379 # DTB write hits +system.cpu0.dtb.write_misses 8333 # DTB write misses +system.cpu0.dtb.write_acv 362 # DTB write access violations +system.cpu0.dtb.write_accesses 233878 # DTB write accesses +system.cpu0.dtb.data_hits 14591771 # DTB hits +system.cpu0.dtb.data_misses 39154 # DTB misses +system.cpu0.dtb.data_acv 923 # DTB access violations +system.cpu0.dtb.data_accesses 901703 # DTB accesses +system.cpu0.itb.fetch_hits 1047253 # ITB hits +system.cpu0.itb.fetch_misses 31067 # ITB misses +system.cpu0.itb.fetch_acv 998 # ITB acv +system.cpu0.itb.fetch_accesses 1078320 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -885,269 +799,269 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 104578589 # number of cpu cycles simulated +system.cpu0.numCycles 112262549 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 21960114 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 56555379 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 11006012 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 5412321 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 10656012 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1518801 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 32354382 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 30030 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 204805 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 243991 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 103 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 6896028 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 198863 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 66418859 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.851496 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.187669 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 25337690 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 62232975 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 12197818 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 5933691 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 11660813 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1669062 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 34963299 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 31852 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 204835 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 245581 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 284 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 7519019 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 220862 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 73507816 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.846617 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.186991 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 55762847 83.96% 83.96% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 696881 1.05% 85.01% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1363707 2.05% 87.06% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 607827 0.92% 87.97% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 2362378 3.56% 91.53% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 460793 0.69% 92.22% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 493104 0.74% 92.97% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 775074 1.17% 94.13% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 3896248 5.87% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 61847003 84.14% 84.14% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 769960 1.05% 85.18% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1463561 1.99% 87.18% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 676221 0.92% 88.10% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 2490968 3.39% 91.48% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 505392 0.69% 92.17% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 543861 0.74% 92.91% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 933568 1.27% 94.18% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4277282 5.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 66418859 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.105242 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.540793 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 23145338 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 31820288 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 9657130 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 858074 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 938028 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 439220 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 31710 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 55497748 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 98418 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 938028 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 24047696 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 12280609 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 16434779 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 9089203 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 3628542 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 52477613 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 6876 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 427894 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1374075 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 35152162 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 63950241 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 63830636 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 110747 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 30925813 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 4226341 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1321793 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 195129 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 9844333 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 8256385 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 5476723 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1002198 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 667476 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 46574896 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1622063 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 45553168 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 69417 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 5159281 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 2712846 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 1098313 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 66418859 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.685847 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.329893 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 73507816 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.108654 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.554352 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 26369028 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 34601594 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 10599753 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 908827 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1028613 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 489342 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 35202 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 61098455 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 108348 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1028613 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 27370799 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 12650473 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 18559497 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 9975684 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3922748 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 57686354 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 6807 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 465136 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1446625 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 38461887 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 70023385 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 69867874 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 145011 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 33864047 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 4597832 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 1504040 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 221397 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 10820518 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 9135753 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6149920 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1079808 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 706714 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 51077926 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1853906 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 49994907 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 110749 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 5661802 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 2962344 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 1252355 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 73507816 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.680130 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.328001 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 46042875 69.32% 69.32% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 9328009 14.04% 83.37% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4252197 6.40% 89.77% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2720710 4.10% 93.86% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2085310 3.14% 97.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1089347 1.64% 98.64% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 576580 0.87% 99.51% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 279468 0.42% 99.93% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 44363 0.07% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 51188064 69.64% 69.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 10233888 13.92% 83.56% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 4604901 6.26% 89.82% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2962380 4.03% 93.85% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2331848 3.17% 97.03% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1189595 1.62% 98.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 642601 0.87% 99.52% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 303208 0.41% 99.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 51331 0.07% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 66418859 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 73507816 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 65077 10.66% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 10.66% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 284948 46.66% 57.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 260601 42.68% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 67972 10.01% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 10.01% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 320913 47.27% 57.28% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 290070 42.72% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 3785 0.01% 0.01% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 31229788 68.56% 68.57% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 47289 0.10% 68.67% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.67% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 14649 0.03% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.70% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.71% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 8205422 18.01% 86.72% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5307142 11.65% 98.37% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 743210 1.63% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 3770 0.01% 0.01% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 34052559 68.11% 68.12% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 53588 0.11% 68.23% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 16727 0.03% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.26% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9088781 18.18% 86.44% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5934753 11.87% 98.31% # Type of FU issued +system.cpu0.iq.FU_type_0::IprAccess 842846 1.69% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 45553168 # Type of FU issued -system.cpu0.iq.rate 0.435588 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 610626 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.013405 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 157729759 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 53136035 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 44625486 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 475478 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 231159 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 224228 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 45911492 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 248517 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 497947 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 49994907 # Type of FU issued +system.cpu0.iq.rate 0.445339 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 678955 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.013580 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 173664474 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 58303886 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 48932524 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 622859 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 301167 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 293964 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 50344041 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 326051 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 531595 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1006840 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3517 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 11189 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 378910 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1104780 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2697 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 11676 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 443054 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 13584 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 146356 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 13921 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 147330 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 938028 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 8572601 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 702117 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 50999649 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 565079 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 8256385 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 5476723 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 1432117 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 572819 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 5269 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 11189 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 141170 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 315582 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 456752 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 45215846 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 7939970 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 337321 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1028613 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 8821962 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 743484 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 56052726 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 628552 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 9135753 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6149920 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 1633160 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 601804 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 5465 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 11676 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 157790 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 354691 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 512481 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 49615767 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 8780349 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 379139 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 2802690 # number of nop insts executed -system.cpu0.iew.exec_refs 13207799 # number of memory reference insts executed -system.cpu0.iew.exec_branches 7146234 # Number of branches executed -system.cpu0.iew.exec_stores 5267829 # Number of stores executed -system.cpu0.iew.exec_rate 0.432362 # Inst execution rate -system.cpu0.iew.wb_sent 44934571 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 44849714 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 22315831 # num instructions producing a value -system.cpu0.iew.wb_consumers 29845824 # num instructions consuming a value +system.cpu0.iew.exec_nop 3120894 # number of nop insts executed +system.cpu0.iew.exec_refs 14670742 # number of memory reference insts executed +system.cpu0.iew.exec_branches 7826693 # Number of branches executed +system.cpu0.iew.exec_stores 5890393 # Number of stores executed +system.cpu0.iew.exec_rate 0.441962 # Inst execution rate +system.cpu0.iew.wb_sent 49317778 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 49226488 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 24274382 # num instructions producing a value +system.cpu0.iew.wb_consumers 32670143 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.428861 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.747704 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.438494 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.743014 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 5562563 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 523750 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 426483 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 65480831 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.692465 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.608721 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6126865 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 601551 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 478401 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 72479203 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.687487 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.606917 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 48404249 73.92% 73.92% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7174588 10.96% 84.88% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 3839849 5.86% 90.74% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 2141053 3.27% 94.01% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1161993 1.77% 95.79% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 481151 0.73% 96.52% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 411214 0.63% 97.15% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 389126 0.59% 97.74% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1477608 2.26% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 53761554 74.18% 74.18% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 7891628 10.89% 85.06% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 4152119 5.73% 90.79% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 2321486 3.20% 93.99% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1304265 1.80% 95.79% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 530677 0.73% 96.53% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 447192 0.62% 97.14% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 447640 0.62% 97.76% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1622642 2.24% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 65480831 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 45343202 # Number of instructions committed -system.cpu0.commit.committedOps 45343202 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 72479203 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 49828537 # Number of instructions committed +system.cpu0.commit.committedOps 49828537 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 12347358 # Number of memory references committed -system.cpu0.commit.loads 7249545 # Number of loads committed -system.cpu0.commit.membars 175312 # Number of memory barriers committed -system.cpu0.commit.branches 6808554 # Number of branches committed -system.cpu0.commit.fp_insts 222342 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 42040123 # Number of committed integer instructions. -system.cpu0.commit.function_calls 564734 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1477608 # number cycles where commit BW limit reached +system.cpu0.commit.refs 13737839 # Number of memory references committed +system.cpu0.commit.loads 8030973 # Number of loads committed +system.cpu0.commit.membars 204358 # Number of memory barriers committed +system.cpu0.commit.branches 7461649 # Number of branches committed +system.cpu0.commit.fp_insts 291974 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 46136165 # Number of committed integer instructions. +system.cpu0.commit.function_calls 636945 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1622642 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 114710793 # The number of ROB reads -system.cpu0.rob.rob_writes 102749676 # The number of ROB writes -system.cpu0.timesIdled 949561 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 38159730 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 3702093008 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 42781436 # Number of Instructions Simulated -system.cpu0.committedOps 42781436 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 42781436 # Number of Instructions Simulated -system.cpu0.cpi 2.444485 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.444485 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.409084 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.409084 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 59516377 # number of integer regfile reads -system.cpu0.int_regfile_writes 32453910 # number of integer regfile writes -system.cpu0.fp_regfile_reads 110308 # number of floating regfile reads -system.cpu0.fp_regfile_writes 111090 # number of floating regfile writes -system.cpu0.misc_regfile_reads 1625466 # number of misc regfile reads -system.cpu0.misc_regfile_writes 747841 # number of misc regfile writes +system.cpu0.rob.rob_reads 126610557 # The number of ROB reads +system.cpu0.rob.rob_writes 112939421 # The number of ROB writes +system.cpu0.timesIdled 1039659 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 38754733 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 3698211471 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 46979170 # Number of Instructions Simulated +system.cpu0.committedOps 46979170 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 46979170 # Number of Instructions Simulated +system.cpu0.cpi 2.389624 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.389624 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.418476 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.418476 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 65113755 # number of integer regfile reads +system.cpu0.int_regfile_writes 35503571 # number of integer regfile writes +system.cpu0.fp_regfile_reads 144629 # number of floating regfile reads +system.cpu0.fp_regfile_writes 146446 # number of floating regfile writes +system.cpu0.misc_regfile_reads 1885764 # number of misc regfile reads +system.cpu0.misc_regfile_writes 851290 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1179,81 +1093,81 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.throughput 112873708 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2210500 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2210236 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 12351 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 12351 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 840492 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 5351 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 1545 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 6896 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 353777 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 312228 # Transaction distribution -system.toL2Bus.trans_dist::BadAddressError 249 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1532372 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2827999 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 634560 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 901176 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 5896107 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 49032512 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 108336621 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 20304832 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 35573309 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 213247274 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 213236842 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 1600000 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 5059383343 # Layer occupancy (ticks) +system.toL2Bus.throughput 110236199 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2184890 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2184651 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 13044 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 13044 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 807199 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 9705 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 5617 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 15322 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 337408 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 295861 # Transaction distribution +system.toL2Bus.trans_dist::BadAddressError 224 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1805066 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3017885 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 369158 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 600045 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 5792154 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 57759168 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 115626954 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 11812096 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 23360753 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 208558971 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 208548411 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 1477952 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4893610631 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 733500 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 742500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 3452114362 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 4065813860 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 5048329138 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 5358512161 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.3 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 1429282335 # Layer occupancy (ticks) -system.toL2Bus.respLayer2.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 1486623569 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 831641640 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) +system.toL2Bus.respLayer3.occupancy 971081953 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.1 # Layer utilization (%) -system.iobus.throughput 1434231 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 7371 # Transaction distribution -system.iobus.trans_dist::ReadResp 7371 # Transaction distribution -system.iobus.trans_dist::WriteReq 53903 # Transaction distribution -system.iobus.trans_dist::WriteResp 53903 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 10490 # Packet count per connected master and slave (bytes) +system.iobus.throughput 1435731 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 7377 # Transaction distribution +system.iobus.trans_dist::ReadResp 7377 # Transaction distribution +system.iobus.trans_dist::WriteReq 54596 # Transaction distribution +system.iobus.trans_dist::WriteResp 54596 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11886 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 480 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6674 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 39094 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 40492 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83454 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83454 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 122548 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 41960 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 123946 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 47544 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1920 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4194 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 68202 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 73787 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661624 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661624 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 2729826 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 2729826 # Total data (bytes) -system.iobus.reqLayer0.occupancy 9845000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size::total 2735411 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 2735411 # Total data (bytes) +system.iobus.reqLayer0.occupancy 11236000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 359000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -1267,7 +1181,7 @@ system.iobus.reqLayer23.occupancy 13505000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 2450000 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 5167000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) @@ -1275,267 +1189,267 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 377802180 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 379995831 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 26743000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 27448000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42660009 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 43184752 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu0.icache.tags.replacements 765570 # number of replacements -system.cpu0.icache.tags.tagsinuse 509.693534 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 6090993 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 766079 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 7.950868 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 26716185250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.693534 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.995495 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.995495 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 86 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 314 # Occupied blocks per task id -system.cpu0.icache.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 7662265 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 7662265 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 6090993 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6090993 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 6090993 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6090993 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 6090993 # number of overall hits -system.cpu0.icache.overall_hits::total 6090993 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 805033 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 805033 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 805033 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 805033 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 805033 # number of overall misses -system.cpu0.icache.overall_misses::total 805033 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 11432598915 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 11432598915 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 11432598915 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 11432598915 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 11432598915 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 11432598915 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 6896026 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 6896026 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 6896026 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 6896026 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 6896026 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 6896026 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.116739 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.116739 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.116739 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.116739 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.116739 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.116739 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14201.404060 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14201.404060 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14201.404060 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14201.404060 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14201.404060 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14201.404060 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 4227 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 138 # number of cycles access was blocked -system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 30.630435 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu0.icache.tags.replacements 901902 # number of replacements +system.cpu0.icache.tags.tagsinuse 509.676111 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 6573395 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 902414 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 7.284234 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 26905725250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.676111 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.995461 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.995461 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 428 # Occupied blocks per task id +system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu0.icache.tags.tag_accesses 8421597 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 8421597 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 6573395 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 6573395 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 6573395 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 6573395 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 6573395 # number of overall hits +system.cpu0.icache.overall_hits::total 6573395 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 945623 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 945623 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 945623 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 945623 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 945623 # number of overall misses +system.cpu0.icache.overall_misses::total 945623 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13224491137 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 13224491137 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 13224491137 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 13224491137 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 13224491137 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 13224491137 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 7519018 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 7519018 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 7519018 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 7519018 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 7519018 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 7519018 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.125764 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.125764 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.125764 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.125764 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.125764 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.125764 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13984.950807 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13984.950807 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13984.950807 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13984.950807 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13984.950807 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13984.950807 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 3461 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 139 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 144 # number of cycles access was blocked +system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 24.034722 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets 139 # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 38794 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 38794 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 38794 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 38794 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 38794 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 38794 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 766239 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 766239 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 766239 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 766239 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 766239 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 766239 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9400829636 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 9400829636 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9400829636 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 9400829636 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9400829636 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 9400829636 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.111113 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.111113 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.111113 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.111113 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.111113 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.111113 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12268.795553 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12268.795553 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12268.795553 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12268.795553 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12268.795553 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12268.795553 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 43044 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 43044 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 43044 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 43044 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 43044 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 43044 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 902579 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 902579 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 902579 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 902579 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 902579 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 902579 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10909532635 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 10909532635 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10909532635 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 10909532635 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10909532635 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 10909532635 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.120039 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.120039 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.120039 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.120039 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.120039 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.120039 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12087.066766 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12087.066766 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12087.066766 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12087.066766 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12087.066766 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12087.066766 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 1099493 # number of replacements -system.cpu0.dcache.tags.tagsinuse 471.490981 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 9327298 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1100005 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 8.479323 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 25754000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 471.490981 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.920881 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.920881 # Average percentage of cache occupancy +system.cpu0.dcache.tags.replacements 1164537 # number of replacements +system.cpu0.dcache.tags.tagsinuse 498.695388 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 10555909 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1165049 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 9.060485 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 26173000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 498.695388 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.974014 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.974014 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 220 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 243 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 49 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 238 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 222 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 52 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 50559091 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 50559091 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 5751167 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 5751167 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3244504 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3244504 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 151160 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 151160 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 174499 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 174499 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 8995671 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 8995671 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 8995671 # number of overall hits -system.cpu0.dcache.overall_hits::total 8995671 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1359261 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1359261 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1665675 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1665675 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 17016 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 17016 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 764 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 764 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3024936 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3024936 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 3024936 # number of overall misses -system.cpu0.dcache.overall_misses::total 3024936 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 36687958870 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 36687958870 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 74828467074 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 74828467074 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 254575245 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 254575245 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4747557 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 4747557 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 111516425944 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 111516425944 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 111516425944 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 111516425944 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7110428 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7110428 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4910179 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4910179 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 168176 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 168176 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 175263 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 175263 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12020607 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12020607 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12020607 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12020607 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.191164 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.191164 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.339229 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.339229 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.101180 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.101180 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.004359 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.004359 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.251646 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.251646 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.251646 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.251646 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26991.106837 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 26991.106837 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44923.809911 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 44923.809911 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14960.933533 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14960.933533 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6214.079843 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6214.079843 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36865.714165 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 36865.714165 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36865.714165 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 36865.714165 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 2890749 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 819 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 46898 # number of cycles access was blocked +system.cpu0.dcache.tags.tag_accesses 56283368 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 56283368 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 6422745 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6422745 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3752316 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3752316 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 172180 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 172180 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 196241 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 196241 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10175061 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10175061 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10175061 # number of overall hits +system.cpu0.dcache.overall_hits::total 10175061 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1468970 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1468970 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1742020 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1742020 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20433 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 20433 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2875 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 2875 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 3210990 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3210990 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 3210990 # number of overall misses +system.cpu0.dcache.overall_misses::total 3210990 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 38326965830 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 38326965830 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 76755016444 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 76755016444 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 286872989 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 286872989 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 20380878 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 20380878 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 115081982274 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 115081982274 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 115081982274 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 115081982274 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7891715 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 7891715 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5494336 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5494336 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 192613 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 192613 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 199116 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 199116 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13386051 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 13386051 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13386051 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 13386051 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.186141 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.186141 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.317057 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.317057 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.106083 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.106083 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.014439 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.014439 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.239876 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.239876 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.239876 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.239876 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26091.047353 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 26091.047353 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44060.927225 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 44060.927225 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14039.690158 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14039.690158 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7089.001043 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7089.001043 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 35840.031353 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 35840.031353 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 35840.031353 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 35840.031353 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 2903843 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 789 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 48428 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 61.639068 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 117 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 59.962067 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 112.714286 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 594718 # number of writebacks -system.cpu0.dcache.writebacks::total 594718 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 521771 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 521771 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1409219 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1409219 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4206 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4206 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1930990 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1930990 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1930990 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1930990 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 837490 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 837490 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 256456 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 256456 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 12810 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12810 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 764 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 764 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1093946 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1093946 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1093946 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1093946 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 24898598196 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 24898598196 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10973118276 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10973118276 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 152117754 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 152117754 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3219443 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3219443 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 35871716472 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 35871716472 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 35871716472 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 35871716472 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 993486001 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 993486001 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1673832998 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1673832998 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2667318999 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2667318999 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.117783 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.117783 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.052229 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.052229 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.076170 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.076170 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.004359 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.004359 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.091006 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.091006 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.091006 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.091006 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 29730.024473 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29730.024473 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42787.527981 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42787.527981 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11874.922248 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11874.922248 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4213.930628 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4213.930628 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32791.121748 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32791.121748 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32791.121748 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32791.121748 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 644423 # number of writebacks +system.cpu0.dcache.writebacks::total 644423 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 578811 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 578811 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1469624 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1469624 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4269 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4269 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 2048435 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 2048435 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 2048435 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 2048435 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 890159 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 890159 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 272396 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 272396 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 16164 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 16164 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2875 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 2875 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1162555 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1162555 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1162555 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1162555 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 25660783347 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25660783347 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 11256320137 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11256320137 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 175450760 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 175450760 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 14630122 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 14630122 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 36917103484 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 36917103484 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 36917103484 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 36917103484 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 999097000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 999097000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1765340999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1765340999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2764437999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2764437999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.112797 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.112797 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.049578 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.049578 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.083920 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.083920 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.014439 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.014439 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.086848 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.086848 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.086848 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.086848 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 28827.190813 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28827.190813 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41323.367953 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41323.367953 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10854.414749 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10854.414749 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5088.738087 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5088.738087 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31755.145764 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31755.145764 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31755.145764 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31755.145764 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1543,35 +1457,35 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 3875512 # Number of BP lookups -system.cpu1.branchPred.condPredicted 3181518 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 119538 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 2413999 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 1363069 # Number of BTB hits +system.cpu1.branchPred.lookups 2770041 # Number of BP lookups +system.cpu1.branchPred.condPredicted 2267711 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 80921 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 1482926 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 969002 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 56.465185 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 281270 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 11131 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 65.343921 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 198874 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 6522 # Number of incorrect RAS predictions. system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2756439 # DTB read hits -system.cpu1.dtb.read_misses 11971 # DTB read misses +system.cpu1.dtb.read_hits 2016743 # DTB read hits +system.cpu1.dtb.read_misses 9789 # DTB read misses system.cpu1.dtb.read_acv 6 # DTB read access violations -system.cpu1.dtb.read_accesses 281635 # DTB read accesses -system.cpu1.dtb.write_hits 1697476 # DTB write hits -system.cpu1.dtb.write_misses 2261 # DTB write misses -system.cpu1.dtb.write_acv 35 # DTB write access violations -system.cpu1.dtb.write_accesses 106637 # DTB write accesses -system.cpu1.dtb.data_hits 4453915 # DTB hits -system.cpu1.dtb.data_misses 14232 # DTB misses -system.cpu1.dtb.data_acv 41 # DTB access violations -system.cpu1.dtb.data_accesses 388272 # DTB accesses -system.cpu1.itb.fetch_hits 435796 # ITB hits -system.cpu1.itb.fetch_misses 5916 # ITB misses -system.cpu1.itb.fetch_acv 132 # ITB acv -system.cpu1.itb.fetch_accesses 441712 # ITB accesses +system.cpu1.dtb.read_accesses 278621 # DTB read accesses +system.cpu1.dtb.write_hits 1132288 # DTB write hits +system.cpu1.dtb.write_misses 1938 # DTB write misses +system.cpu1.dtb.write_acv 37 # DTB write access violations +system.cpu1.dtb.write_accesses 105909 # DTB write accesses +system.cpu1.dtb.data_hits 3149031 # DTB hits +system.cpu1.dtb.data_misses 11727 # DTB misses +system.cpu1.dtb.data_acv 43 # DTB access violations +system.cpu1.dtb.data_accesses 384530 # DTB accesses +system.cpu1.itb.fetch_hits 369710 # ITB hits +system.cpu1.itb.fetch_misses 5636 # ITB misses +system.cpu1.itb.fetch_acv 119 # ITB acv +system.cpu1.itb.fetch_accesses 375346 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1584,520 +1498,519 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 25703316 # number of cpu cycles simulated +system.cpu1.numCycles 18798992 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 8513027 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 18550498 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 3875512 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 1644339 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 3370867 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 594419 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 10509044 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 24053 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 56236 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 158916 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 118 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 2181303 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 77306 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 23021613 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.805786 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.167146 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 5357256 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 13511342 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 2770041 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 1167876 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 2476292 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 427198 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 8263333 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 26082 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 54640 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 162618 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 35 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 1630522 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 50477 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 16624070 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.812758 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.170685 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 19650746 85.36% 85.36% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 192109 0.83% 86.19% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 424155 1.84% 88.03% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 258878 1.12% 89.16% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 512227 2.22% 91.38% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 176251 0.77% 92.15% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 202668 0.88% 93.03% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 249358 1.08% 94.11% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 1355221 5.89% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 14147778 85.10% 85.10% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 131100 0.79% 85.89% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 332329 2.00% 87.89% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 198517 1.19% 89.09% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 395957 2.38% 91.47% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 132924 0.80% 92.27% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 159356 0.96% 93.23% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 93423 0.56% 93.79% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 1032686 6.21% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 23021613 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.150779 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.721716 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 8599650 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 10723354 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 3129491 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 191921 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 377196 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 176309 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 12258 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 18185515 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 36387 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 377196 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 8917984 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 3106321 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 6595327 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 2921217 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 1103566 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 17011608 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 230 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 267059 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 236234 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 11254383 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 20310939 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 20246817 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 58360 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 9542826 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 1711557 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 544600 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 54677 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 3272980 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 2918733 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 1792509 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 312208 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 170960 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 14943030 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 650638 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 14484391 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 37394 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 2166782 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 1088105 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 467114 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 23021613 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.629165 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.310842 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 16624070 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.147351 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.718727 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 5556172 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 8353280 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 2307081 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 131115 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 276421 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 130911 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 7501 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 13245951 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 18855 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 276421 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 5775463 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 2664230 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 4961239 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 2147700 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 799015 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 12421307 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 241 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 220838 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 145988 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 8355946 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 15113763 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 15073339 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 35607 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 7070748 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 1285198 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 385003 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 30758 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 2314294 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 2123178 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 1208247 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 244787 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 150121 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 10996175 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 428151 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 10636944 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 28046 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 1617836 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 831016 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 312637 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 16624070 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.639852 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.326685 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 16750827 72.76% 72.76% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 2784830 12.10% 84.86% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 1224236 5.32% 90.18% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 874900 3.80% 93.98% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 759442 3.30% 97.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 313710 1.36% 98.64% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 192948 0.84% 99.48% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 103377 0.45% 99.92% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 17343 0.08% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 12087523 72.71% 72.71% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 1967089 11.83% 84.54% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 877391 5.28% 89.82% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 655455 3.94% 93.76% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 567827 3.42% 97.18% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 232884 1.40% 98.58% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 149324 0.90% 99.48% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 75580 0.45% 99.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 10997 0.07% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 23021613 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 16624070 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 19111 7.55% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 7.55% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 130840 51.68% 59.23% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 103199 40.77% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 16676 8.84% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 8.84% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 99378 52.65% 61.49% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 72683 38.51% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 3518 0.02% 0.02% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 9521262 65.73% 65.76% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 23052 0.16% 65.92% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 65.92% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 11116 0.08% 65.99% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 65.99% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 65.99% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 65.99% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 1759 0.01% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.01% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 2876494 19.86% 85.87% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 1724250 11.90% 97.77% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 322940 2.23% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 3518 0.03% 0.03% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 7118581 66.92% 66.96% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 18880 0.18% 67.13% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 67.13% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 9739 0.09% 67.23% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 67.23% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 67.23% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 67.23% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 1759 0.02% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.24% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 2093745 19.68% 86.93% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 1155572 10.86% 97.79% # Type of FU issued +system.cpu1.iq.FU_type_0::IprAccess 235150 2.21% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 14484391 # Type of FU issued -system.cpu1.iq.rate 0.563522 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 253150 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.017477 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 52052620 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 17652734 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 14115090 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 228319 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 110924 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 107745 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 14614655 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 119368 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 134347 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 10636944 # Type of FU issued +system.cpu1.iq.rate 0.565825 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 188737 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.017744 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 37986289 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 12982235 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 10383881 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 128452 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 62754 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 61527 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 10755461 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 66702 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 101929 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 418294 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 981 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 3304 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 169372 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 306426 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 815 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 2923 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 138344 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 5236 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 20861 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 4845 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 18286 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 377196 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 2407064 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 140680 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 16469424 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 189598 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 2918733 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 1792509 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 583051 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 52184 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 2431 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 3304 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 57543 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 133828 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 191371 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 14348807 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 2776029 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 135584 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 276421 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 2089253 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 85247 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 12015910 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 137996 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 2123178 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 1208247 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 388932 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 10076 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 1666 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 2923 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 39900 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 91880 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 131780 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 10541126 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 2031671 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 95818 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 875756 # number of nop insts executed -system.cpu1.iew.exec_refs 4481633 # number of memory reference insts executed -system.cpu1.iew.exec_branches 2254475 # Number of branches executed -system.cpu1.iew.exec_stores 1705604 # Number of stores executed -system.cpu1.iew.exec_rate 0.558247 # Inst execution rate -system.cpu1.iew.wb_sent 14259530 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 14222835 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 6903248 # num instructions producing a value -system.cpu1.iew.wb_consumers 9726426 # num instructions consuming a value +system.cpu1.iew.exec_nop 591584 # number of nop insts executed +system.cpu1.iew.exec_refs 3170643 # number of memory reference insts executed +system.cpu1.iew.exec_branches 1658996 # Number of branches executed +system.cpu1.iew.exec_stores 1138972 # Number of stores executed +system.cpu1.iew.exec_rate 0.560728 # Inst execution rate +system.cpu1.iew.wb_sent 10475567 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 10445408 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 5214693 # num instructions producing a value +system.cpu1.iew.wb_consumers 7314185 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.553346 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.709741 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.555637 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.712956 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 2312839 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 183524 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 178531 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 22644417 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.622505 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.551942 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 1685534 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 115514 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 123376 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 16347649 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.627728 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.542862 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 17386197 76.78% 76.78% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 2263939 10.00% 86.78% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 1130304 4.99% 91.77% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 578693 2.56% 94.32% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 365284 1.61% 95.94% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 174241 0.77% 96.71% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 166825 0.74% 97.44% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 129123 0.57% 98.01% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 449811 1.99% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 12457643 76.20% 76.20% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 1697144 10.38% 86.59% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 844179 5.16% 91.75% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 419187 2.56% 94.31% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 268727 1.64% 95.96% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 133453 0.82% 96.77% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 126834 0.78% 97.55% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 88227 0.54% 98.09% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 312255 1.91% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 22644417 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 14096266 # Number of instructions committed -system.cpu1.commit.committedOps 14096266 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 16347649 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 10261869 # Number of instructions committed +system.cpu1.commit.committedOps 10261869 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 4123576 # Number of memory references committed -system.cpu1.commit.loads 2500439 # Number of loads committed -system.cpu1.commit.membars 61456 # Number of memory barriers committed -system.cpu1.commit.branches 2105755 # Number of branches committed -system.cpu1.commit.fp_insts 106451 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 13014804 # Number of committed integer instructions. -system.cpu1.commit.function_calls 225813 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 449811 # number cycles where commit BW limit reached +system.cpu1.commit.refs 2886655 # Number of memory references committed +system.cpu1.commit.loads 1816752 # Number of loads committed +system.cpu1.commit.membars 36648 # Number of memory barriers committed +system.cpu1.commit.branches 1542101 # Number of branches committed +system.cpu1.commit.fp_insts 60269 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 9518406 # Number of committed integer instructions. +system.cpu1.commit.function_calls 159983 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 312255 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 38521772 # The number of ROB reads -system.cpu1.rob.rob_writes 33194220 # The number of ROB writes -system.cpu1.timesIdled 266846 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 2681703 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 3780938744 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 13322175 # Number of Instructions Simulated -system.cpu1.committedOps 13322175 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 13322175 # Number of Instructions Simulated -system.cpu1.cpi 1.929363 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.929363 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.518306 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.518306 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 18552962 # number of integer regfile reads -system.cpu1.int_regfile_writes 10191479 # number of integer regfile writes -system.cpu1.fp_regfile_reads 58039 # number of floating regfile reads -system.cpu1.fp_regfile_writes 58174 # number of floating regfile writes -system.cpu1.misc_regfile_reads 1024653 # number of misc regfile reads -system.cpu1.misc_regfile_writes 265032 # number of misc regfile writes -system.cpu1.icache.tags.replacements 316719 # number of replacements -system.cpu1.icache.tags.tagsinuse 504.225697 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 1849767 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 317231 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 5.830978 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 49140510500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 504.225697 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.984816 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.984816 # Average percentage of cache occupancy +system.cpu1.rob.rob_reads 27899142 # The number of ROB reads +system.cpu1.rob.rob_writes 24169847 # The number of ROB writes +system.cpu1.timesIdled 181051 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 2174922 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 3790987217 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 9739356 # Number of Instructions Simulated +system.cpu1.committedOps 9739356 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 9739356 # Number of Instructions Simulated +system.cpu1.cpi 1.930209 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.930209 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.518079 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.518079 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 13792462 # number of integer regfile reads +system.cpu1.int_regfile_writes 7586165 # number of integer regfile writes +system.cpu1.fp_regfile_reads 35303 # number of floating regfile reads +system.cpu1.fp_regfile_writes 34737 # number of floating regfile writes +system.cpu1.misc_regfile_reads 829246 # number of misc regfile reads +system.cpu1.misc_regfile_writes 174995 # number of misc regfile writes +system.cpu1.icache.tags.replacements 184023 # number of replacements +system.cpu1.icache.tags.tagsinuse 502.144736 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 1436916 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 184535 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 7.786685 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 1712232500000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 502.144736 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.980751 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.980751 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 420 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 511 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 2498600 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 2498600 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 1849767 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 1849767 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 1849767 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 1849767 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 1849767 # number of overall hits -system.cpu1.icache.overall_hits::total 1849767 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 331536 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 331536 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 331536 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 331536 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 331536 # number of overall misses -system.cpu1.icache.overall_misses::total 331536 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4647513106 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 4647513106 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 4647513106 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 4647513106 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 4647513106 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 4647513106 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 2181303 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 2181303 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 2181303 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 2181303 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 2181303 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 2181303 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.151990 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.151990 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.151990 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.151990 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.151990 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.151990 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14018.125048 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 14018.125048 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14018.125048 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 14018.125048 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14018.125048 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 14018.125048 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 1365 # number of cycles access was blocked +system.cpu1.icache.tags.tag_accesses 1815116 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 1815116 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 1436916 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 1436916 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 1436916 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 1436916 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 1436916 # number of overall hits +system.cpu1.icache.overall_hits::total 1436916 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 193606 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 193606 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 193606 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 193606 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 193606 # number of overall misses +system.cpu1.icache.overall_misses::total 193606 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 2794361223 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 2794361223 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 2794361223 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 2794361223 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 2794361223 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 2794361223 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 1630522 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 1630522 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 1630522 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 1630522 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 1630522 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 1630522 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.118739 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.118739 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.118739 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.118739 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.118739 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.118739 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14433.236692 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 14433.236692 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14433.236692 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 14433.236692 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14433.236692 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 14433.236692 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 1663 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 71 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 63 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 19.225352 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 26.396825 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 14239 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 14239 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 14239 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 14239 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 14239 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 14239 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 317297 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 317297 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 317297 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 317297 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 317297 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 317297 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3842042413 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3842042413 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3842042413 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3842042413 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3842042413 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3842042413 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.145462 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.145462 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.145462 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.145462 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.145462 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.145462 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12108.662903 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12108.662903 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12108.662903 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 12108.662903 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12108.662903 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 12108.662903 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 9012 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 9012 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 9012 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 9012 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 9012 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 9012 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 184594 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 184594 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 184594 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 184594 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 184594 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 184594 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2304763360 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 2304763360 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2304763360 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 2304763360 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2304763360 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 2304763360 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.113212 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.113212 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.113212 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.113212 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.113212 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.113212 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12485.581113 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12485.581113 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12485.581113 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 12485.581113 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12485.581113 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 12485.581113 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.tags.replacements 323504 # number of replacements -system.cpu1.dcache.tags.tagsinuse 495.920224 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 3389718 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 323845 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 10.467100 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 42037852500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 495.920224 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.968594 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.968594 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 341 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 35 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 306 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.666016 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 17217310 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 17217310 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 2089496 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 2089496 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1222054 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1222054 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 41428 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 41428 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 44398 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 44398 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 3311550 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 3311550 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 3311550 # number of overall hits -system.cpu1.dcache.overall_hits::total 3311550 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 467553 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 467553 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 348721 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 348721 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 7730 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 7730 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 782 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 782 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 816274 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 816274 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 816274 # number of overall misses -system.cpu1.dcache.overall_misses::total 816274 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 7286969700 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 7286969700 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 13547153677 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 13547153677 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 112298247 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 112298247 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5736606 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 5736606 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 20834123377 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 20834123377 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 20834123377 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 20834123377 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2557049 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2557049 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1570775 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1570775 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 49158 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 49158 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 45180 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 45180 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 4127824 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 4127824 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 4127824 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 4127824 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.182849 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.182849 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.222006 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.222006 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.157248 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.157248 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.017309 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.017309 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.197749 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.197749 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.197749 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.197749 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15585.334069 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15585.334069 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 38848.115476 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 38848.115476 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14527.586934 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14527.586934 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7335.813299 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7335.813299 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25523.443570 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 25523.443570 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25523.443570 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 25523.443570 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 423453 # number of cycles access was blocked +system.cpu1.dcache.tags.replacements 203792 # number of replacements +system.cpu1.dcache.tags.tagsinuse 491.930753 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 2483389 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 204116 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 12.166557 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 43808643250 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 491.930753 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.960802 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.960802 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 324 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 324 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 0.632812 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 12059624 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 12059624 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 1586410 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 1586410 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 857564 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 857564 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 22125 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 22125 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 21120 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 21120 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 2443974 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 2443974 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 2443974 # number of overall hits +system.cpu1.dcache.overall_hits::total 2443974 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 285731 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 285731 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 181299 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 181299 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 4484 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 4484 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 2742 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 2742 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 467030 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 467030 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 467030 # number of overall misses +system.cpu1.dcache.overall_misses::total 467030 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 4578373047 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 4578373047 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 10436073649 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 10436073649 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 56388497 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 56388497 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 20553927 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 20553927 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 15014446696 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 15014446696 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 15014446696 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 15014446696 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 1872141 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 1872141 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1038863 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1038863 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 26609 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 26609 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 23862 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 23862 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 2911004 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 2911004 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 2911004 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 2911004 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.152623 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.152623 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.174517 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.174517 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.168514 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.168514 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.114911 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.114911 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.160436 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.160436 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.160436 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.160436 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16023.368297 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 16023.368297 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 57562.775575 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 57562.775575 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12575.489964 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12575.489964 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7495.961707 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7495.961707 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32148.784224 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 32148.784224 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32148.784224 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 32148.784224 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 370227 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 7447 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 6127 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 56.862226 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 60.425494 # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 245774 # number of writebacks -system.cpu1.dcache.writebacks::total 245774 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 203756 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 203756 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 288423 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 288423 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1420 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1420 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 492179 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 492179 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 492179 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 492179 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 263797 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 263797 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 60298 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 60298 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 6310 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 6310 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 781 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 781 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 324095 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 324095 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 324095 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 324095 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 3377520942 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3377520942 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2032860866 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2032860866 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 70443003 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 70443003 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 4174394 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 4174394 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 5410381808 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 5410381808 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 5410381808 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 5410381808 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 489946000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 489946000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 936242002 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 936242002 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1426188002 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1426188002 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.103165 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.103165 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.038387 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.038387 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.128362 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.128362 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.017286 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.017286 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.078515 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.078515 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.078515 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.078515 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12803.485036 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12803.485036 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33713.570367 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33713.570367 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11163.708875 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11163.708875 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5344.934699 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5344.934699 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16693.814493 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16693.814493 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16693.814493 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16693.814493 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 162776 # number of writebacks +system.cpu1.dcache.writebacks::total 162776 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 104604 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 104604 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 148843 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 148843 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 899 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 899 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 253447 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 253447 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 253447 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 253447 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 181127 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 181127 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 32456 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 32456 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 3585 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 3585 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 2742 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 2742 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 213583 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 213583 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 213583 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 213583 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2418933900 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2418933900 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1545787184 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1545787184 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 26756251 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 26756251 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 15069073 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 15069073 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 3964721084 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 3964721084 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 3964721084 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 3964721084 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 485705000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 485705000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 998872003 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 998872003 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1484577003 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1484577003 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.096749 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.096749 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.031242 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.031242 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.134729 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.134729 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.114911 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.114911 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.073371 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.073371 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.073371 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.073371 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13354.905122 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13354.905122 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47627.162435 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47627.162435 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7463.389400 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7463.389400 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5495.650255 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5495.650255 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18562.905681 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18562.905681 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18562.905681 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18562.905681 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -2106,161 +2019,161 @@ system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 4836 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 166329 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 57049 39.81% 39.81% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 131 0.09% 39.90% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1924 1.34% 41.24% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 16 0.01% 41.25% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 84196 58.75% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 143316 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 56102 49.10% 49.10% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 131 0.11% 49.22% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1924 1.68% 50.90% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 16 0.01% 50.91% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 56086 49.09% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 114259 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1865433154000 98.01% 98.01% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 62620000 0.00% 98.01% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 558222500 0.03% 98.04% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 8649500 0.00% 98.04% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 37274722500 1.96% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1903337368500 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.983400 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.inst.quiesce 5026 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 189626 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 66604 40.25% 40.25% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 133 0.08% 40.33% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1926 1.16% 41.49% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 191 0.12% 41.61% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 96634 58.39% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 165488 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 65244 49.22% 49.22% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 133 0.10% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1926 1.45% 50.78% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 191 0.14% 50.92% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 65055 49.08% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 132549 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1865394285500 97.91% 97.91% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 63356500 0.00% 97.91% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 573165000 0.03% 97.94% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 85999500 0.00% 97.95% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 39121861000 2.05% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1905238667500 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.979581 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.666136 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.797252 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.syscall::2 8 3.56% 3.56% # number of syscalls executed -system.cpu0.kern.syscall::3 19 8.44% 12.00% # number of syscalls executed -system.cpu0.kern.syscall::4 4 1.78% 13.78% # number of syscalls executed -system.cpu0.kern.syscall::6 33 14.67% 28.44% # number of syscalls executed -system.cpu0.kern.syscall::12 1 0.44% 28.89% # number of syscalls executed -system.cpu0.kern.syscall::17 9 4.00% 32.89% # number of syscalls executed -system.cpu0.kern.syscall::19 10 4.44% 37.33% # number of syscalls executed -system.cpu0.kern.syscall::20 6 2.67% 40.00% # number of syscalls executed -system.cpu0.kern.syscall::23 1 0.44% 40.44% # number of syscalls executed -system.cpu0.kern.syscall::24 3 1.33% 41.78% # number of syscalls executed -system.cpu0.kern.syscall::33 7 3.11% 44.89% # number of syscalls executed -system.cpu0.kern.syscall::41 2 0.89% 45.78% # number of syscalls executed -system.cpu0.kern.syscall::45 36 16.00% 61.78% # number of syscalls executed -system.cpu0.kern.syscall::47 3 1.33% 63.11% # number of syscalls executed -system.cpu0.kern.syscall::48 10 4.44% 67.56% # number of syscalls executed -system.cpu0.kern.syscall::54 10 4.44% 72.00% # number of syscalls executed -system.cpu0.kern.syscall::58 1 0.44% 72.44% # number of syscalls executed -system.cpu0.kern.syscall::59 6 2.67% 75.11% # number of syscalls executed -system.cpu0.kern.syscall::71 25 11.11% 86.22% # number of syscalls executed -system.cpu0.kern.syscall::73 3 1.33% 87.56% # number of syscalls executed -system.cpu0.kern.syscall::74 6 2.67% 90.22% # number of syscalls executed -system.cpu0.kern.syscall::87 1 0.44% 90.67% # number of syscalls executed -system.cpu0.kern.syscall::90 3 1.33% 92.00% # number of syscalls executed -system.cpu0.kern.syscall::92 9 4.00% 96.00% # number of syscalls executed -system.cpu0.kern.syscall::97 2 0.89% 96.89% # number of syscalls executed -system.cpu0.kern.syscall::98 2 0.89% 97.78% # number of syscalls executed -system.cpu0.kern.syscall::132 1 0.44% 98.22% # number of syscalls executed -system.cpu0.kern.syscall::144 2 0.89% 99.11% # number of syscalls executed -system.cpu0.kern.syscall::147 2 0.89% 100.00% # number of syscalls executed -system.cpu0.kern.syscall::total 225 # number of syscalls executed +system.cpu0.kern.ipl_used::31 0.673210 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.800958 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.syscall::2 8 3.45% 3.45% # number of syscalls executed +system.cpu0.kern.syscall::3 20 8.62% 12.07% # number of syscalls executed +system.cpu0.kern.syscall::4 4 1.72% 13.79% # number of syscalls executed +system.cpu0.kern.syscall::6 33 14.22% 28.02% # number of syscalls executed +system.cpu0.kern.syscall::12 1 0.43% 28.45% # number of syscalls executed +system.cpu0.kern.syscall::17 9 3.88% 32.33% # number of syscalls executed +system.cpu0.kern.syscall::19 10 4.31% 36.64% # number of syscalls executed +system.cpu0.kern.syscall::20 6 2.59% 39.22% # number of syscalls executed +system.cpu0.kern.syscall::23 1 0.43% 39.66% # number of syscalls executed +system.cpu0.kern.syscall::24 3 1.29% 40.95% # number of syscalls executed +system.cpu0.kern.syscall::33 7 3.02% 43.97% # number of syscalls executed +system.cpu0.kern.syscall::41 2 0.86% 44.83% # number of syscalls executed +system.cpu0.kern.syscall::45 39 16.81% 61.64% # number of syscalls executed +system.cpu0.kern.syscall::47 3 1.29% 62.93% # number of syscalls executed +system.cpu0.kern.syscall::48 10 4.31% 67.24% # number of syscalls executed +system.cpu0.kern.syscall::54 10 4.31% 71.55% # number of syscalls executed +system.cpu0.kern.syscall::58 1 0.43% 71.98% # number of syscalls executed +system.cpu0.kern.syscall::59 6 2.59% 74.57% # number of syscalls executed +system.cpu0.kern.syscall::71 27 11.64% 86.21% # number of syscalls executed +system.cpu0.kern.syscall::73 3 1.29% 87.50% # number of syscalls executed +system.cpu0.kern.syscall::74 7 3.02% 90.52% # number of syscalls executed +system.cpu0.kern.syscall::87 1 0.43% 90.95% # number of syscalls executed +system.cpu0.kern.syscall::90 3 1.29% 92.24% # number of syscalls executed +system.cpu0.kern.syscall::92 9 3.88% 96.12% # number of syscalls executed +system.cpu0.kern.syscall::97 2 0.86% 96.98% # number of syscalls executed +system.cpu0.kern.syscall::98 2 0.86% 97.84% # number of syscalls executed +system.cpu0.kern.syscall::132 1 0.43% 98.28% # number of syscalls executed +system.cpu0.kern.syscall::144 2 0.86% 99.14% # number of syscalls executed +system.cpu0.kern.syscall::147 2 0.86% 100.00% # number of syscalls executed +system.cpu0.kern.syscall::total 232 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 104 0.07% 0.07% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.07% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.07% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.07% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3010 1.99% 2.06% # number of callpals executed -system.cpu0.kern.callpal::tbi 50 0.03% 2.09% # number of callpals executed -system.cpu0.kern.callpal::wrent 7 0.00% 2.10% # number of callpals executed -system.cpu0.kern.callpal::swpipl 136886 90.50% 92.60% # number of callpals executed -system.cpu0.kern.callpal::rdps 6293 4.16% 96.76% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 96.77% # number of callpals executed -system.cpu0.kern.callpal::wrusp 3 0.00% 96.77% # number of callpals executed -system.cpu0.kern.callpal::rdusp 9 0.01% 96.77% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 96.77% # number of callpals executed -system.cpu0.kern.callpal::rti 4358 2.88% 99.66% # number of callpals executed -system.cpu0.kern.callpal::callsys 382 0.25% 99.91% # number of callpals executed -system.cpu0.kern.callpal::imb 138 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 151247 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 6436 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1343 # number of protection mode switches +system.cpu0.kern.callpal::wripir 273 0.16% 0.16% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.16% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.16% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.16% # number of callpals executed +system.cpu0.kern.callpal::swpctx 3846 2.21% 2.37% # number of callpals executed +system.cpu0.kern.callpal::tbi 50 0.03% 2.39% # number of callpals executed +system.cpu0.kern.callpal::wrent 7 0.00% 2.40% # number of callpals executed +system.cpu0.kern.callpal::swpipl 158278 90.80% 93.20% # number of callpals executed +system.cpu0.kern.callpal::rdps 6346 3.64% 96.84% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 96.84% # number of callpals executed +system.cpu0.kern.callpal::wrusp 3 0.00% 96.84% # number of callpals executed +system.cpu0.kern.callpal::rdusp 9 0.01% 96.85% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 96.85% # number of callpals executed +system.cpu0.kern.callpal::rti 4961 2.85% 99.70% # number of callpals executed +system.cpu0.kern.callpal::callsys 391 0.22% 99.92% # number of callpals executed +system.cpu0.kern.callpal::imb 138 0.08% 100.00% # number of callpals executed +system.cpu0.kern.callpal::total 174309 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 7462 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1354 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1342 -system.cpu0.kern.mode_good::user 1343 +system.cpu0.kern.mode_good::kernel 1353 +system.cpu0.kern.mode_good::user 1354 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.208515 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.181319 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.345160 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1901289587500 99.89% 99.89% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 2047773000 0.11% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.307055 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1903211741000 99.89% 99.89% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 2026918500 0.11% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3011 # number of times the context was actually changed +system.cpu0.kern.swap_context 3847 # number of times the context was actually changed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 3850 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 71149 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 24567 38.92% 38.92% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1923 3.05% 41.97% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 104 0.16% 42.13% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 36529 57.87% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 63123 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 24137 48.08% 48.08% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1923 3.83% 51.92% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 104 0.21% 52.12% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 24033 47.88% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 50197 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1869107624500 98.20% 98.20% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 533184500 0.03% 98.23% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 48972500 0.00% 98.23% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 33633158500 1.77% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1903322940000 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.982497 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 3999 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 49848 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 15658 37.06% 37.06% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1924 4.55% 41.62% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 273 0.65% 42.26% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 24392 57.74% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 42247 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 15641 47.10% 47.10% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1924 5.79% 52.90% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 273 0.82% 53.72% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 15369 46.28% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 33207 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1871713408000 98.26% 98.26% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 533048500 0.03% 98.29% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 128777500 0.01% 98.29% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 32519855000 1.71% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1904895089000 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.998914 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.657916 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.795225 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.syscall::3 11 10.89% 10.89% # number of syscalls executed -system.cpu1.kern.syscall::6 9 8.91% 19.80% # number of syscalls executed -system.cpu1.kern.syscall::15 1 0.99% 20.79% # number of syscalls executed -system.cpu1.kern.syscall::17 6 5.94% 26.73% # number of syscalls executed -system.cpu1.kern.syscall::23 3 2.97% 29.70% # number of syscalls executed -system.cpu1.kern.syscall::24 3 2.97% 32.67% # number of syscalls executed -system.cpu1.kern.syscall::33 4 3.96% 36.63% # number of syscalls executed -system.cpu1.kern.syscall::45 18 17.82% 54.46% # number of syscalls executed -system.cpu1.kern.syscall::47 3 2.97% 57.43% # number of syscalls executed -system.cpu1.kern.syscall::59 1 0.99% 58.42% # number of syscalls executed -system.cpu1.kern.syscall::71 29 28.71% 87.13% # number of syscalls executed -system.cpu1.kern.syscall::74 10 9.90% 97.03% # number of syscalls executed -system.cpu1.kern.syscall::132 3 2.97% 100.00% # number of syscalls executed -system.cpu1.kern.syscall::total 101 # number of syscalls executed +system.cpu1.kern.ipl_used::31 0.630084 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.786020 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.syscall::3 10 10.64% 10.64% # number of syscalls executed +system.cpu1.kern.syscall::6 9 9.57% 20.21% # number of syscalls executed +system.cpu1.kern.syscall::15 1 1.06% 21.28% # number of syscalls executed +system.cpu1.kern.syscall::17 6 6.38% 27.66% # number of syscalls executed +system.cpu1.kern.syscall::23 3 3.19% 30.85% # number of syscalls executed +system.cpu1.kern.syscall::24 3 3.19% 34.04% # number of syscalls executed +system.cpu1.kern.syscall::33 4 4.26% 38.30% # number of syscalls executed +system.cpu1.kern.syscall::45 15 15.96% 54.26% # number of syscalls executed +system.cpu1.kern.syscall::47 3 3.19% 57.45% # number of syscalls executed +system.cpu1.kern.syscall::59 1 1.06% 58.51% # number of syscalls executed +system.cpu1.kern.syscall::71 27 28.72% 87.23% # number of syscalls executed +system.cpu1.kern.syscall::74 9 9.57% 96.81% # number of syscalls executed +system.cpu1.kern.syscall::132 3 3.19% 100.00% # number of syscalls executed +system.cpu1.kern.syscall::total 94 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 16 0.02% 0.03% # number of callpals executed -system.cpu1.kern.callpal::wrmces 1 0.00% 0.03% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.03% # number of callpals executed -system.cpu1.kern.callpal::swpctx 1228 1.89% 1.92% # number of callpals executed -system.cpu1.kern.callpal::tbi 3 0.00% 1.92% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 1.93% # number of callpals executed -system.cpu1.kern.callpal::swpipl 58251 89.62% 91.55% # number of callpals executed -system.cpu1.kern.callpal::rdps 2464 3.79% 95.34% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 95.34% # number of callpals executed -system.cpu1.kern.callpal::wrusp 4 0.01% 95.35% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.00% 95.35% # number of callpals executed -system.cpu1.kern.callpal::rti 2844 4.38% 99.73% # number of callpals executed -system.cpu1.kern.callpal::callsys 133 0.20% 99.93% # number of callpals executed -system.cpu1.kern.callpal::imb 42 0.06% 100.00% # number of callpals executed +system.cpu1.kern.callpal::wripir 191 0.44% 0.44% # number of callpals executed +system.cpu1.kern.callpal::wrmces 1 0.00% 0.44% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.45% # number of callpals executed +system.cpu1.kern.callpal::swpctx 742 1.70% 2.15% # number of callpals executed +system.cpu1.kern.callpal::tbi 3 0.01% 2.15% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.02% 2.17% # number of callpals executed +system.cpu1.kern.callpal::swpipl 37463 85.96% 88.13% # number of callpals executed +system.cpu1.kern.callpal::rdps 2409 5.53% 93.66% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 93.66% # number of callpals executed +system.cpu1.kern.callpal::wrusp 4 0.01% 93.67% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.01% 93.68% # number of callpals executed +system.cpu1.kern.callpal::rti 2587 5.94% 99.62% # number of callpals executed +system.cpu1.kern.callpal::callsys 124 0.28% 99.90% # number of callpals executed +system.cpu1.kern.callpal::imb 42 0.10% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 65000 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 1608 # number of protection mode switches -system.cpu1.kern.mode_switch::user 397 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2054 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 463 -system.cpu1.kern.mode_good::user 397 -system.cpu1.kern.mode_good::idle 66 -system.cpu1.kern.mode_switch_good::kernel 0.287935 # fraction of useful protection mode switches +system.cpu1.kern.callpal::total 43580 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 937 # number of protection mode switches +system.cpu1.kern.mode_switch::user 383 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2395 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 617 +system.cpu1.kern.mode_good::user 383 +system.cpu1.kern.mode_good::idle 234 +system.cpu1.kern.mode_switch_good::kernel 0.658485 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.032132 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.228135 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 38501499500 2.02% 2.02% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 724848000 0.04% 2.06% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1863406690000 97.94% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 1229 # number of times the context was actually changed +system.cpu1.kern.mode_switch_good::idle 0.097704 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.332167 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 34875641000 1.83% 1.83% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 708299500 0.04% 1.87% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1868990228500 98.13% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 743 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt index 674a7dfd5..0b1609ec3 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt @@ -1,128 +1,128 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.860198 # Number of seconds simulated -sim_ticks 1860197780500 # Number of ticks simulated -final_tick 1860197780500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.860192 # Number of seconds simulated +sim_ticks 1860191785500 # Number of ticks simulated +final_tick 1860191785500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 153122 # Simulator instruction rate (inst/s) -host_op_rate 153122 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5376333902 # Simulator tick rate (ticks/s) -host_mem_usage 310876 # Number of bytes of host memory used -host_seconds 346.00 # Real time elapsed on the host -sim_insts 52979882 # Number of instructions simulated -sim_ops 52979882 # Number of ops (including micro ops) simulated +host_inst_rate 128947 # Simulator instruction rate (inst/s) +host_op_rate 128947 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4527634915 # Simulator tick rate (ticks/s) +host_mem_usage 347764 # Number of bytes of host memory used +host_seconds 410.85 # Real time elapsed on the host +sim_insts 52978349 # Number of instructions simulated +sim_ops 52978349 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 963968 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24878976 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 963264 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24877248 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652288 # Number of bytes read from this memory -system.physmem.bytes_read::total 28495232 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 963968 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 963968 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7515456 # Number of bytes written to this memory -system.physmem.bytes_written::total 7515456 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 15062 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388734 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 28492800 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 963264 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 963264 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7515392 # Number of bytes written to this memory +system.physmem.bytes_written::total 7515392 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 15051 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388707 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41442 # Number of read requests responded to by this memory -system.physmem.num_reads::total 445238 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 117429 # Number of write requests responded to by this memory -system.physmem.num_writes::total 117429 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 518207 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13374371 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1425810 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15318388 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 518207 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 518207 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4040138 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4040138 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4040138 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 518207 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13374371 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1425810 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19358526 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 445238 # Number of read requests accepted -system.physmem.writeReqs 117429 # Number of write requests accepted -system.physmem.readBursts 445238 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 117429 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 28492032 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 3200 # Total number of bytes read from write queue -system.physmem.bytesWritten 7514752 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 28495232 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7515456 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 50 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 445200 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 117428 # Number of write requests responded to by this memory +system.physmem.num_writes::total 117428 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 517830 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13373486 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1425814 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15317130 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 517830 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 517830 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4040117 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4040117 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4040117 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 517830 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13373486 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1425814 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19357247 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 445200 # Number of read requests accepted +system.physmem.writeReqs 117428 # Number of write requests accepted +system.physmem.readBursts 445200 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 117428 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 28485504 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7296 # Total number of bytes read from write queue +system.physmem.bytesWritten 7513728 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 28492800 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7515392 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 114 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 179 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 28229 # Per bank write bursts -system.physmem.perBankRdBursts::1 27970 # Per bank write bursts -system.physmem.perBankRdBursts::2 28433 # Per bank write bursts -system.physmem.perBankRdBursts::3 28029 # Per bank write bursts -system.physmem.perBankRdBursts::4 27802 # Per bank write bursts -system.physmem.perBankRdBursts::5 27222 # Per bank write bursts -system.physmem.perBankRdBursts::6 27248 # Per bank write bursts -system.physmem.perBankRdBursts::7 27296 # Per bank write bursts -system.physmem.perBankRdBursts::8 27665 # Per bank write bursts -system.physmem.perBankRdBursts::9 27395 # Per bank write bursts -system.physmem.perBankRdBursts::10 27922 # Per bank write bursts -system.physmem.perBankRdBursts::11 27539 # Per bank write bursts -system.physmem.perBankRdBursts::12 27561 # Per bank write bursts -system.physmem.perBankRdBursts::13 28227 # Per bank write bursts -system.physmem.perBankRdBursts::14 28327 # Per bank write bursts -system.physmem.perBankRdBursts::15 28323 # Per bank write bursts -system.physmem.perBankWrBursts::0 7932 # Per bank write bursts -system.physmem.perBankWrBursts::1 7497 # Per bank write bursts -system.physmem.perBankWrBursts::2 7944 # Per bank write bursts -system.physmem.perBankWrBursts::3 7517 # Per bank write bursts -system.physmem.perBankWrBursts::4 7343 # Per bank write bursts -system.physmem.perBankWrBursts::5 6680 # Per bank write bursts -system.physmem.perBankWrBursts::6 6761 # Per bank write bursts -system.physmem.perBankWrBursts::7 6683 # Per bank write bursts -system.physmem.perBankWrBursts::8 7104 # Per bank write bursts -system.physmem.perBankWrBursts::9 6801 # Per bank write bursts -system.physmem.perBankWrBursts::10 7313 # Per bank write bursts -system.physmem.perBankWrBursts::11 6981 # Per bank write bursts -system.physmem.perBankWrBursts::12 7123 # Per bank write bursts -system.physmem.perBankWrBursts::13 7875 # Per bank write bursts -system.physmem.perBankWrBursts::14 8050 # Per bank write bursts -system.physmem.perBankWrBursts::15 7814 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 178 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 28210 # Per bank write bursts +system.physmem.perBankRdBursts::1 27995 # Per bank write bursts +system.physmem.perBankRdBursts::2 28357 # Per bank write bursts +system.physmem.perBankRdBursts::3 27829 # Per bank write bursts +system.physmem.perBankRdBursts::4 27761 # Per bank write bursts +system.physmem.perBankRdBursts::5 27267 # Per bank write bursts +system.physmem.perBankRdBursts::6 27371 # Per bank write bursts +system.physmem.perBankRdBursts::7 27375 # Per bank write bursts +system.physmem.perBankRdBursts::8 27696 # Per bank write bursts +system.physmem.perBankRdBursts::9 27269 # Per bank write bursts +system.physmem.perBankRdBursts::10 28017 # Per bank write bursts +system.physmem.perBankRdBursts::11 27509 # Per bank write bursts +system.physmem.perBankRdBursts::12 27546 # Per bank write bursts +system.physmem.perBankRdBursts::13 28232 # Per bank write bursts +system.physmem.perBankRdBursts::14 28342 # Per bank write bursts +system.physmem.perBankRdBursts::15 28310 # Per bank write bursts +system.physmem.perBankWrBursts::0 7920 # Per bank write bursts +system.physmem.perBankWrBursts::1 7516 # Per bank write bursts +system.physmem.perBankWrBursts::2 7873 # Per bank write bursts +system.physmem.perBankWrBursts::3 7373 # Per bank write bursts +system.physmem.perBankWrBursts::4 7309 # Per bank write bursts +system.physmem.perBankWrBursts::5 6720 # Per bank write bursts +system.physmem.perBankWrBursts::6 6881 # Per bank write bursts +system.physmem.perBankWrBursts::7 6774 # Per bank write bursts +system.physmem.perBankWrBursts::8 7136 # Per bank write bursts +system.physmem.perBankWrBursts::9 6679 # Per bank write bursts +system.physmem.perBankWrBursts::10 7411 # Per bank write bursts +system.physmem.perBankWrBursts::11 6967 # Per bank write bursts +system.physmem.perBankWrBursts::12 7107 # Per bank write bursts +system.physmem.perBankWrBursts::13 7877 # Per bank write bursts +system.physmem.perBankWrBursts::14 8064 # Per bank write bursts +system.physmem.perBankWrBursts::15 7795 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 8 # Number of times write queue was full causing retry -system.physmem.totGap 1860192344000 # Total gap between requests +system.physmem.numWrRetry 10 # Number of times write queue was full causing retry +system.physmem.totGap 1860186344000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 445238 # Read request sizes (log2) +system.physmem.readPktSize::6 445200 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 117429 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 332275 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66533 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 19911 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 5799 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2385 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2335 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1391 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1359 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1343 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1445 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1317 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1259 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1090 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 974 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 964 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 961 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 961 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 958 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 957 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 955 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 12 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see +system.physmem.writePktSize::6 117428 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 322906 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 56729 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 22897 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 5869 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1157 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4278 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3757 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3842 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3993 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2551 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2136 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 2038 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1891 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1835 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1567 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1541 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1538 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1552 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 1725 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 1258 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 10 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -133,230 +133,147 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4574 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4622 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4638 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5300 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6023 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5386 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5393 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5463 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5529 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4863 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4881 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4845 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5759 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5781 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5838 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5862 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5034 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4942 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5452 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5842 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 192 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 49 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 28 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 19 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 14 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 14 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 18 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 43301 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 831.507817 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 237.255649 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1940.687281 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 14819 34.22% 34.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 6274 14.49% 48.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 4433 10.24% 58.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2614 6.04% 64.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 1636 3.78% 68.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1435 3.31% 72.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 928 2.14% 74.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 854 1.97% 76.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 632 1.46% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 524 1.21% 78.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 594 1.37% 80.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 623 1.44% 81.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 284 0.66% 82.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 262 0.61% 82.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 268 0.62% 83.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 398 0.92% 84.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 204 0.47% 84.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 163 0.38% 85.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 93 0.21% 85.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 193 0.45% 85.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 100 0.23% 86.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 353 0.82% 87.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 186 0.43% 87.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 655 1.51% 88.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 89 0.21% 89.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 28 0.06% 89.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 40 0.09% 89.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 175 0.40% 89.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 41 0.09% 89.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 79 0.18% 90.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 86 0.20% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 82 0.19% 90.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 104 0.24% 90.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 73 0.17% 90.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 16 0.04% 90.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 102 0.24% 91.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 26 0.06% 91.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 14 0.03% 91.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 2 0.00% 91.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 17 0.04% 91.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 4 0.01% 91.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 13 0.03% 91.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 25 0.06% 91.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 100 0.23% 91.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 15 0.03% 91.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 67 0.15% 91.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 82 0.19% 91.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 42 0.10% 92.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 83 0.19% 92.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 68 0.16% 92.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 12 0.03% 92.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 94 0.22% 92.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 22 0.05% 92.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 9 0.02% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 5 0.01% 92.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 12 0.03% 92.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 4 0.01% 92.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 11 0.03% 92.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 22 0.05% 92.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 92 0.21% 93.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 13 0.03% 93.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 66 0.15% 93.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 81 0.19% 93.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 40 0.09% 93.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 80 0.18% 93.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 68 0.16% 93.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 12 0.03% 93.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 95 0.22% 94.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 21 0.05% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 10 0.02% 94.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 1 0.00% 94.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 11 0.03% 94.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 4 0.01% 94.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 13 0.03% 94.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 21 0.05% 94.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 92 0.21% 94.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4931 14 0.03% 94.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 68 0.16% 94.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 81 0.19% 94.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 35 0.08% 94.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 79 0.18% 95.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 65 0.15% 95.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 12 0.03% 95.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 98 0.23% 95.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 22 0.05% 95.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 10 0.02% 95.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 1 0.00% 95.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 12 0.03% 95.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 11 0.03% 95.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 21 0.05% 95.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 92 0.21% 95.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 13 0.03% 95.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 64 0.15% 96.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 81 0.19% 96.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 41 0.09% 96.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 82 0.19% 96.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 69 0.16% 96.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 14 0.03% 96.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 94 0.22% 96.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 21 0.05% 97.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 8 0.02% 97.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 12 0.03% 97.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 2 0.00% 97.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 10 0.02% 97.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 22 0.05% 97.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 89 0.21% 97.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6979 14 0.03% 97.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 66 0.15% 97.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 80 0.18% 97.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 307 0.71% 98.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7299 1 0.00% 98.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7363 1 0.00% 98.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 17 0.04% 98.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7491 2 0.00% 98.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7555 1 0.00% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 5 0.01% 98.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7811 1 0.00% 98.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 1 0.00% 98.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 16 0.04% 98.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 1 0.00% 98.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 2 0.00% 98.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 330 0.76% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8259 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8320-8323 2 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8707 3 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 2 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9024-9027 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9091 1 0.00% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 4 0.01% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9408-9411 2 0.00% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9664-9667 1 0.00% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9987 1 0.00% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10051 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10115 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10243 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 1 0.00% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10947 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11011 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11200-11203 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11395 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11456-11459 1 0.00% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11651 2 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11712-11715 1 0.00% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12035 4 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12291 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12483 2 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12547 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12736-12739 2 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 2 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13187 2 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 2 0.00% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 4 0.01% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13376-13379 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13443 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13635 1 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 7 0.02% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13888-13891 1 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 4 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 3 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14403 1 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 2 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14851 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 40 0.09% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15427 2 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15491 2 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15811 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16131 1 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16195 1 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16259 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16320-16323 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 174 0.40% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 43301 # Bytes accessed per row activation -system.physmem.totQLat 8362787000 # Total ticks spent queuing -system.physmem.totMemAccLat 15768695750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2225940000 # Total ticks spent in databus transfers -system.physmem.totBankLat 5179968750 # Total ticks spent accessing banks -system.physmem.avgQLat 18784.84 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 11635.46 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 739 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 765 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 934 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 2202 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4119 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4688 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4756 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4816 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4872 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5562 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5401 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5474 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6230 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6245 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6216 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5759 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 3432 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 2435 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1613 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1063 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1141 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1099 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1072 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1289 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1446 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1531 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1699 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1801 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1872 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1823 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1946 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1928 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1837 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1841 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1726 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1489 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1270 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 915 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 647 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 461 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 300 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 64 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 34 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 28 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 17 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 22 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 48603 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 651.388927 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 428.580055 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 419.495686 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 8350 17.18% 17.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 6347 13.06% 30.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2940 6.05% 36.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1813 3.73% 40.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1501 3.09% 43.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 899 1.85% 44.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 723 1.49% 46.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 886 1.82% 48.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 25144 51.73% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 48603 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6893 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 64.568403 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2543.170744 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 6890 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6893 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6893 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.032062 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.789521 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.768510 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 5850 84.87% 84.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 28 0.41% 85.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 70 1.02% 86.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 418 6.06% 92.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 134 1.94% 94.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 49 0.71% 95.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 24 0.35% 95.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 22 0.32% 95.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 53 0.77% 96.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 38 0.55% 97.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 20 0.29% 97.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 34 0.49% 97.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 19 0.28% 98.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 34 0.49% 98.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 7 0.10% 98.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 10 0.15% 98.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 2 0.03% 98.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 2 0.03% 98.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 3 0.04% 98.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 6 0.09% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 5 0.07% 99.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 5 0.07% 99.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 8 0.12% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 4 0.06% 99.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 2 0.03% 99.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 1 0.01% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 2 0.03% 99.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 5 0.07% 99.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 2 0.03% 99.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 6 0.09% 99.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 6 0.09% 99.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 4 0.06% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 2 0.03% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::51 1 0.01% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 2 0.03% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 2 0.03% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54 3 0.04% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::55 1 0.01% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 6 0.09% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::57 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58 2 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6893 # Writes before turning the bus around for reads +system.physmem.totQLat 10196532000 # Total ticks spent queuing +system.physmem.totMemAccLat 17805650750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2225430000 # Total ticks spent in databus transfers +system.physmem.totBankLat 5383688750 # Total ticks spent accessing banks +system.physmem.avgQLat 22909.13 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 12095.84 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 35420.31 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 15.32 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 40004.97 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 15.31 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 4.04 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 15.32 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 4.04 # Average system write bandwidth in MiByte/s @@ -364,61 +281,60 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 11.24 # Average write queue length when enqueuing -system.physmem.readRowHits 424550 # Number of row buffer hits during reads -system.physmem.writeRowHits 94755 # Number of row buffer hits during writes -system.physmem.readRowHitRate 95.36 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 80.69 # Row buffer hit rate for writes -system.physmem.avgGap 3306027.09 # Average gap between requests -system.physmem.pageHitRate 92.30 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.39 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 19401389 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 295980 # Transaction distribution -system.membus.trans_dist::ReadResp 295901 # Transaction distribution -system.membus.trans_dist::WriteReq 9598 # Transaction distribution -system.membus.trans_dist::WriteResp 9598 # Transaction distribution -system.membus.trans_dist::Writeback 117429 # Transaction distribution +system.physmem.avgRdQLen 1.54 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.57 # Average write queue length when enqueuing +system.physmem.readRowHits 402462 # Number of row buffer hits during reads +system.physmem.writeRowHits 96189 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.42 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.91 # Row buffer hit rate for writes +system.physmem.avgGap 3306245.59 # Average gap between requests +system.physmem.pageHitRate 88.65 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.41 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 19400105 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 295926 # Transaction distribution +system.membus.trans_dist::ReadResp 295846 # Transaction distribution +system.membus.trans_dist::WriteReq 9597 # Transaction distribution +system.membus.trans_dist::WriteResp 9597 # Transaction distribution +system.membus.trans_dist::Writeback 117428 # Transaction distribution system.membus.trans_dist::UpgradeReq 181 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.membus.trans_dist::UpgradeResp 182 # Transaction distribution -system.membus.trans_dist::ReadExReq 156823 # Transaction distribution -system.membus.trans_dist::ReadExResp 156823 # Transaction distribution -system.membus.trans_dist::BadAddressError 79 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33056 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 884143 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 158 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 917357 # Packet count per connected master and slave (bytes) +system.membus.trans_dist::UpgradeResp 181 # Transaction distribution +system.membus.trans_dist::ReadExReq 156840 # Transaction distribution +system.membus.trans_dist::ReadExResp 156840 # Transaction distribution +system.membus.trans_dist::BadAddressError 80 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33054 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 884064 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 160 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 917278 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124679 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 124679 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1042036 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44148 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30701632 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30745780 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1041957 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44140 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30699136 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30743276 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309056 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 5309056 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 36054836 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 36054836 # Total data (bytes) +system.membus.tot_pkt_size::total 36052332 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 36052332 # Total data (bytes) system.membus.snoop_data_through_bus 35584 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 29837500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 29929000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1551324500 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1552530249 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 96500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 100500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 3763216294 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 3767548549 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 376313495 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 376726994 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.261116 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.261130 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1710341603000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.261116 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.078820 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.078820 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1710337661000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.261130 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.078821 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.078821 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -434,12 +350,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 21133883 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 21133883 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 12974928560 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 12974928560 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 12996062443 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 12996062443 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 12996062443 # number of overall miss cycles -system.iocache.overall_miss_latency::total 12996062443 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 13194182648 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 13194182648 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 13215316531 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 13215316531 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 13215316531 # number of overall miss cycles +system.iocache.overall_miss_latency::total 13215316531 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -458,17 +374,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122161.173410 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 122161.173410 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 312257.618406 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 312257.618406 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 311469.441414 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 311469.441414 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 311469.441414 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 311469.441414 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 401483 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 317534.237774 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 317534.237774 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 316724.182888 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 316724.182888 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 316724.182888 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 316724.182888 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 393531 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 29284 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 28535 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 13.709978 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 13.791169 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -484,12 +400,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 41725 system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12136883 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 12136883 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10812648570 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10812648570 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 10824785453 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10824785453 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 10824785453 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10824785453 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 11031075660 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 11031075660 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 11043212543 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 11043212543 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 11043212543 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 11043212543 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -500,12 +416,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 1 system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70155.393064 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 70155.393064 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 260219.690268 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 260219.690268 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 259431.646567 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 259431.646567 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 259431.646567 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 259431.646567 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 265476.406912 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 265476.406912 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 264666.567837 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 264666.567837 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 264666.567837 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 264666.567837 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -519,36 +435,36 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu.branchPred.lookups 13863448 # Number of BP lookups -system.cpu.branchPred.condPredicted 11631259 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 399718 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9400932 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5821857 # Number of BTB hits +system.cpu.branchPred.lookups 13847711 # Number of BP lookups +system.cpu.branchPred.condPredicted 11622265 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 397151 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9355929 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5809145 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 61.928509 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 906521 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 39211 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 62.090520 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 903416 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 38861 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9926517 # DTB read hits -system.cpu.dtb.read_misses 41406 # DTB read misses -system.cpu.dtb.read_acv 531 # DTB read access violations -system.cpu.dtb.read_accesses 940700 # DTB read accesses -system.cpu.dtb.write_hits 6593963 # DTB write hits -system.cpu.dtb.write_misses 10630 # DTB write misses -system.cpu.dtb.write_acv 410 # DTB write access violations -system.cpu.dtb.write_accesses 338096 # DTB write accesses -system.cpu.dtb.data_hits 16520480 # DTB hits -system.cpu.dtb.data_misses 52036 # DTB misses -system.cpu.dtb.data_acv 941 # DTB access violations -system.cpu.dtb.data_accesses 1278796 # DTB accesses -system.cpu.itb.fetch_hits 1306353 # ITB hits -system.cpu.itb.fetch_misses 36823 # ITB misses -system.cpu.itb.fetch_acv 1069 # ITB acv -system.cpu.itb.fetch_accesses 1343176 # ITB accesses +system.cpu.dtb.read_hits 9926060 # DTB read hits +system.cpu.dtb.read_misses 41229 # DTB read misses +system.cpu.dtb.read_acv 545 # DTB read access violations +system.cpu.dtb.read_accesses 943227 # DTB read accesses +system.cpu.dtb.write_hits 6592681 # DTB write hits +system.cpu.dtb.write_misses 10567 # DTB write misses +system.cpu.dtb.write_acv 408 # DTB write access violations +system.cpu.dtb.write_accesses 338977 # DTB write accesses +system.cpu.dtb.data_hits 16518741 # DTB hits +system.cpu.dtb.data_misses 51796 # DTB misses +system.cpu.dtb.data_acv 953 # DTB access violations +system.cpu.dtb.data_accesses 1282204 # DTB accesses +system.cpu.itb.fetch_hits 1307907 # ITB hits +system.cpu.itb.fetch_misses 36763 # ITB misses +system.cpu.itb.fetch_acv 1058 # ITB acv +system.cpu.itb.fetch_accesses 1344670 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -561,269 +477,269 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 121966998 # number of cpu cycles simulated +system.cpu.numCycles 122133073 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 28067964 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 70813073 # Number of instructions fetch has processed -system.cpu.fetch.Branches 13863448 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 6728378 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 13263425 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1999195 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 38181411 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 33091 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 255000 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 364206 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 297 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8556045 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 264477 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 81457086 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.869330 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.212823 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 28029052 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 70711644 # Number of instructions fetch has processed +system.cpu.fetch.Branches 13847711 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 6712561 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 13244944 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1986135 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 38034896 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 32174 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 253831 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 364385 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 294 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 8541461 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 263003 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 81242947 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.870373 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.213979 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 68193661 83.72% 83.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 852857 1.05% 84.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1696439 2.08% 86.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 825181 1.01% 87.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2758325 3.39% 91.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 561473 0.69% 91.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 645881 0.79% 92.73% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1010308 1.24% 93.97% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 4912961 6.03% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 67998003 83.70% 83.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 851901 1.05% 84.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1695578 2.09% 86.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 822984 1.01% 87.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2755109 3.39% 91.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 560259 0.69% 91.93% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 643349 0.79% 92.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1008302 1.24% 93.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 4907462 6.04% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 81457086 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.113666 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.580592 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29256938 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 37863691 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 12127839 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 959156 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1249461 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 584263 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 42640 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 69481989 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 129319 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1249461 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 30407522 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 14148846 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 20005990 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 11332374 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4312891 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 65679549 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 7211 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 504797 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1541440 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 43855166 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 79746051 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 79567055 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 166544 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 38180329 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5674829 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1682909 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 240455 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12257327 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 10441163 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6908790 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1318239 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 851396 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 58211664 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2050007 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 56814932 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 114609 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6922962 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3587498 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1389025 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 81457086 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.697483 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.359485 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 81242947 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.113382 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.578972 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 29204589 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 37726390 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 12112827 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 958015 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1241125 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 582779 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 42656 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 69393384 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 129440 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1241125 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 30348079 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 14012797 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 20034433 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 11321379 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4285132 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 65602946 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 7156 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 505213 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1511728 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 43797820 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 79654521 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 79475437 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 166633 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 38179156 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 5618656 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1682920 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 240154 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12205182 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 10434201 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6904424 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1321264 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 860087 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 58162225 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2049609 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 56784496 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 110090 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6876207 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3554384 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1388666 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 81242947 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.698947 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.361354 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 56746030 69.66% 69.66% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10887232 13.37% 83.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5162469 6.34% 89.37% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 3392471 4.16% 93.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 2625915 3.22% 96.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 1461124 1.79% 98.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 753330 0.92% 99.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 332031 0.41% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 96484 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 56591956 69.66% 69.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10816248 13.31% 82.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5164366 6.36% 89.33% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 3390360 4.17% 93.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 2636798 3.25% 96.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 1463129 1.80% 98.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 751413 0.92% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 332295 0.41% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 96382 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 81457086 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 81242947 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 91940 11.62% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.62% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 373423 47.20% 58.82% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 325849 41.18% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 91428 11.57% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.57% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 372699 47.16% 58.73% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 326088 41.27% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 38737583 68.18% 68.19% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 61738 0.11% 68.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.30% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 10357242 18.23% 86.58% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 6672763 11.74% 98.33% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 949077 1.67% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 38710597 68.17% 68.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 61705 0.11% 68.29% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.29% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.34% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 10355398 18.24% 86.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 6671255 11.75% 98.33% # Type of FU issued +system.cpu.iq.FU_type_0::IprAccess 949012 1.67% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 56814932 # Type of FU issued -system.cpu.iq.rate 0.465822 # Inst issue rate -system.cpu.iq.fu_busy_cnt 791212 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.013926 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 195300199 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 66861892 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 55573336 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 692571 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 336551 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 327871 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 57237458 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 361400 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 598272 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 56784496 # Type of FU issued +system.cpu.iq.rate 0.464940 # Inst issue rate +system.cpu.iq.fu_busy_cnt 790215 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.013916 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 195020122 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 66766340 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 55549754 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 692121 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 335594 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 327937 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 57205980 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 361445 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 599867 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1348718 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 3201 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14139 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 530806 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1342082 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3325 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14250 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 526611 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 17937 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 182742 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 17915 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 172386 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1249461 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 10237116 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 702035 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 63785040 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 690324 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 10441163 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6908790 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1805677 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 512237 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 17569 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 14139 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 202047 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 411314 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 613361 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 56348369 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 9996094 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 466562 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 1241125 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 10205447 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 698563 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 63733516 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 684669 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 10434201 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6904424 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1805473 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 512478 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 17546 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14250 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 200257 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 411476 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 611733 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 56321962 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 9995488 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 462533 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3523369 # number of nop insts executed -system.cpu.iew.exec_refs 16615920 # number of memory reference insts executed -system.cpu.iew.exec_branches 8927027 # Number of branches executed -system.cpu.iew.exec_stores 6619826 # Number of stores executed -system.cpu.iew.exec_rate 0.461997 # Inst execution rate -system.cpu.iew.wb_sent 56016387 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 55901207 # cumulative count of insts written-back -system.cpu.iew.wb_producers 27709617 # num instructions producing a value -system.cpu.iew.wb_consumers 37531222 # num instructions consuming a value +system.cpu.iew.exec_nop 3521682 # number of nop insts executed +system.cpu.iew.exec_refs 16613940 # number of memory reference insts executed +system.cpu.iew.exec_branches 8922207 # Number of branches executed +system.cpu.iew.exec_stores 6618452 # Number of stores executed +system.cpu.iew.exec_rate 0.461152 # Inst execution rate +system.cpu.iew.wb_sent 55993079 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 55877691 # cumulative count of insts written-back +system.cpu.iew.wb_producers 27722224 # num instructions producing a value +system.cpu.iew.wb_consumers 37565081 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.458331 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.738308 # average fanout of values written-back +system.cpu.iew.wb_rate 0.457515 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.737979 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 7496348 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 660982 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 568504 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 80207625 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.700316 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.629380 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 7447390 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 660943 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 565908 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 80001822 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.702098 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.631989 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 59390670 74.05% 74.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 8659340 10.80% 84.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4620197 5.76% 90.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2517886 3.14% 93.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1507376 1.88% 95.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 612052 0.76% 96.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 525608 0.66% 97.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 522089 0.65% 97.69% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 1852407 2.31% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 59240837 74.05% 74.05% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 8588333 10.74% 84.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4609463 5.76% 90.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2533581 3.17% 93.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1517845 1.90% 95.61% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 611107 0.76% 96.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 522353 0.65% 97.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 526375 0.66% 97.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 1851928 2.31% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 80207625 # Number of insts commited each cycle -system.cpu.commit.committedInsts 56170683 # Number of instructions committed -system.cpu.commit.committedOps 56170683 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 80001822 # Number of insts commited each cycle +system.cpu.commit.committedInsts 56169084 # Number of instructions committed +system.cpu.commit.committedOps 56169084 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 15470429 # Number of memory references committed -system.cpu.commit.loads 9092445 # Number of loads committed -system.cpu.commit.membars 226358 # Number of memory barriers committed -system.cpu.commit.branches 8439899 # Number of branches committed +system.cpu.commit.refs 15469932 # Number of memory references committed +system.cpu.commit.loads 9092119 # Number of loads committed +system.cpu.commit.membars 226344 # Number of memory barriers committed +system.cpu.commit.branches 8439731 # Number of branches committed system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. -system.cpu.commit.int_insts 52020266 # Number of committed integer instructions. -system.cpu.commit.function_calls 740581 # Number of function calls committed. -system.cpu.commit.bw_lim_events 1852407 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 52018783 # Number of committed integer instructions. +system.cpu.commit.function_calls 740550 # Number of function calls committed. +system.cpu.commit.bw_lim_events 1851928 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 141772543 # The number of ROB reads -system.cpu.rob.rob_writes 128585215 # The number of ROB writes -system.cpu.timesIdled 1193212 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 40509912 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 3598422122 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 52979882 # Number of Instructions Simulated -system.cpu.committedOps 52979882 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 52979882 # Number of Instructions Simulated -system.cpu.cpi 2.302138 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.302138 # CPI: Total CPI of All Threads -system.cpu.ipc 0.434379 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.434379 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 73881277 # number of integer regfile reads -system.cpu.int_regfile_writes 40316653 # number of integer regfile writes -system.cpu.fp_regfile_reads 166009 # number of floating regfile reads -system.cpu.fp_regfile_writes 167434 # number of floating regfile writes -system.cpu.misc_regfile_reads 2028435 # number of misc regfile reads -system.cpu.misc_regfile_writes 938984 # number of misc regfile writes +system.cpu.rob.rob_reads 141516799 # The number of ROB reads +system.cpu.rob.rob_writes 128475885 # The number of ROB writes +system.cpu.timesIdled 1198400 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 40890126 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 3598244060 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 52978349 # Number of Instructions Simulated +system.cpu.committedOps 52978349 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 52978349 # Number of Instructions Simulated +system.cpu.cpi 2.305339 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.305339 # CPI: Total CPI of All Threads +system.cpu.ipc 0.433776 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.433776 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 73853807 # number of integer regfile reads +system.cpu.int_regfile_writes 40298046 # number of integer regfile writes +system.cpu.fp_regfile_reads 166062 # number of floating regfile reads +system.cpu.fp_regfile_writes 167446 # number of floating regfile writes +system.cpu.misc_regfile_reads 2027357 # number of misc regfile reads +system.cpu.misc_regfile_writes 938942 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -858,9 +774,9 @@ system.tsunami.ethernet.droppedPackets 0 # nu system.iobus.throughput 1454553 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 7103 # Transaction distribution system.iobus.trans_dist::ReadResp 7103 # Transaction distribution -system.iobus.trans_dist::WriteReq 51150 # Transaction distribution -system.iobus.trans_dist::WriteResp 51150 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5052 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 51149 # Transaction distribution +system.iobus.trans_dist::WriteResp 51149 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5050 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -872,11 +788,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 33056 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 33054 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 116506 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20208 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 116504 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20200 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -888,12 +804,12 @@ system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 44148 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 44140 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 2705756 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 2705756 # Total data (bytes) -system.iobus.reqLayer0.occupancy 4663000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size::total 2705748 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 2705748 # Total data (bytes) +system.iobus.reqLayer0.occupancy 4661000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 353000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -915,249 +831,241 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 377738948 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 380111537 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 23458000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 23457000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42679505 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 43192006 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.throughput 111941811 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2118263 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2118167 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 9598 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 9598 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 840743 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 64 # Transaction distribution -system.cpu.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 66 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 342536 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 300985 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 79 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2020543 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3677710 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 5698253 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64653440 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143572596 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 208226036 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 208215988 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 17920 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 2480284498 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 111856774 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2116112 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2116015 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 9597 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 9597 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 840541 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 62 # Transaction distribution +system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 63 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 342408 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 300857 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 80 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2017437 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3676056 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 5693493 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64554304 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143513388 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 208067692 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 208057644 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 17408 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 2478840496 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 235500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1518802860 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1516414125 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2192631666 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2186111163 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.icache.tags.replacements 1009602 # number of replacements -system.cpu.icache.tags.tagsinuse 509.660060 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 7489391 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1010110 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 7.414431 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 26489829250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.660060 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.995430 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.995430 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 1008048 # number of replacements +system.cpu.icache.tags.tagsinuse 509.665585 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 7476650 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1008556 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 7.413222 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 26682759250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.665585 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.995441 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.995441 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 508 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 112 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 324 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 120 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 315 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.992188 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 9566377 # Number of tag accesses -system.cpu.icache.tags.data_accesses 9566377 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 7489392 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7489392 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7489392 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7489392 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7489392 # number of overall hits -system.cpu.icache.overall_hits::total 7489392 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1066652 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1066652 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1066652 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1066652 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1066652 # number of overall misses -system.cpu.icache.overall_misses::total 1066652 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14896343949 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14896343949 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14896343949 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14896343949 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14896343949 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14896343949 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8556044 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8556044 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8556044 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8556044 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8556044 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8556044 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124666 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.124666 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.124666 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.124666 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.124666 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.124666 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13965.514478 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13965.514478 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13965.514478 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13965.514478 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13965.514478 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13965.514478 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 4660 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 199 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 23.417085 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.icache.tags.tag_accesses 9550236 # Number of tag accesses +system.cpu.icache.tags.data_accesses 9550236 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 7476651 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7476651 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7476651 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7476651 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7476651 # number of overall hits +system.cpu.icache.overall_hits::total 7476651 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1064809 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1064809 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1064809 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1064809 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1064809 # number of overall misses +system.cpu.icache.overall_misses::total 1064809 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14791038698 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14791038698 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14791038698 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14791038698 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14791038698 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14791038698 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 8541460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 8541460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 8541460 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 8541460 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 8541460 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 8541460 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124664 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.124664 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.124664 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.124664 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.124664 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.124664 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13890.790459 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13890.790459 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13890.790459 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13890.790459 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13890.790459 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13890.790459 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 5929 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 286 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 183 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 32.398907 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 286 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56319 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 56319 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 56319 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 56319 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 56319 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 56319 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1010333 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1010333 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1010333 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1010333 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1010333 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1010333 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12206065633 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12206065633 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12206065633 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12206065633 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12206065633 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12206065633 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118084 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.118084 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118084 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.118084 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12081.230281 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12081.230281 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12081.230281 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12081.230281 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12081.230281 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12081.230281 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56033 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 56033 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 56033 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 56033 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 56033 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 56033 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1008776 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1008776 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1008776 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1008776 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1008776 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1008776 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12131918870 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12131918870 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12131918870 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12131918870 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12131918870 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12131918870 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118103 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118103 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118103 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.118103 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118103 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.118103 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12026.375399 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12026.375399 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12026.375399 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12026.375399 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12026.375399 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12026.375399 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 338298 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65338.001327 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2546240 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 403465 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 6.310932 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 5511908750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 53847.908430 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 5309.513440 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 6180.579458 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.821654 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.081017 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.094308 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.996979 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 338266 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65338.058683 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 2543929 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 403433 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 6.305704 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 5551710750 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 53796.698722 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 5304.345669 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 6237.014293 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.820872 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.080938 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.095169 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996980 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 65167 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 492 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3492 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3315 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2416 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55452 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3493 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3306 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2414 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55462 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994370 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 26727370 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 26727370 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 995146 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 827013 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1822159 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 840743 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 840743 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits +system.cpu.l2cache.tags.tag_accesses 26707389 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 26707389 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 993608 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 826462 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1820070 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 840541 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 840541 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 20 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 20 # number of UpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 1 # number of SCUpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 185570 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 185570 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 995146 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1012583 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2007729 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 995146 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1012583 # number of overall hits -system.cpu.l2cache.overall_hits::total 2007729 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 15064 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 273814 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288878 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 38 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 38 # number of UpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 115414 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 115414 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 15064 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 389228 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 404292 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 15064 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 389228 # number of overall misses -system.cpu.l2cache.overall_misses::total 404292 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1218545993 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17819527728 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19038073721 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_hits::cpu.data 185429 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 185429 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 993608 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1011891 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2005499 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 993608 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1011891 # number of overall hits +system.cpu.l2cache.overall_hits::total 2005499 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 15053 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 273771 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288824 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 42 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 42 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 115427 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 115427 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 15053 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 389198 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 404251 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 15053 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 389198 # number of overall misses +system.cpu.l2cache.overall_misses::total 404251 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1161439993 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17964720233 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19126160226 # number of ReadReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 262498 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::total 262498 # number of UpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 22999 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::total 22999 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9547009857 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9547009857 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1218545993 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 27366537585 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28585083578 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1218545993 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 27366537585 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28585083578 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1010210 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1100827 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2111037 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 840743 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 840743 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 64 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 64 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 300984 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 300984 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1010210 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1401811 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2412021 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1010210 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1401811 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2412021 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014912 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248735 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.136842 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.593750 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.593750 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383456 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383456 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014912 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.277661 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.167615 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014912 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.277661 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.167615 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80891.263476 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65078.950412 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 65903.508474 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 6907.842105 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 6907.842105 # average UpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 22999 # average SCUpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 22999 # average SCUpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82719.686147 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82719.686147 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80891.263476 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70309.786513 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 70704.054441 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80891.263476 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70309.786513 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 70704.054441 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9625411610 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9625411610 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1161439993 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 27590131843 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 28751571836 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1161439993 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 27590131843 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 28751571836 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1008661 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1100233 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2108894 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 840541 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 840541 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 62 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 62 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 300856 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 300856 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1008661 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1401089 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2409750 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1008661 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1401089 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2409750 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014924 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248830 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.136955 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.677419 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.677419 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383662 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383662 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014924 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.277782 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.167756 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014924 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.277782 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.167756 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 77156.712483 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65619.514971 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 66220.813457 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 6249.952381 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 6249.952381 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83389.602173 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 83389.602173 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77156.712483 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70889.706121 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71123.069172 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77156.712483 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70889.706121 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71123.069172 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1166,80 +1074,72 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 75917 # number of writebacks -system.cpu.l2cache.writebacks::total 75917 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 75916 # number of writebacks +system.cpu.l2cache.writebacks::total 75916 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15063 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273814 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288877 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 38 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 38 # number of UpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115414 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 115414 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 15063 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 389228 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 404291 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 15063 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 389228 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 404291 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1028470757 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14406345772 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15434816529 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 532033 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 532033 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 10001 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8124534143 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8124534143 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1028470757 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22530879915 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23559350672 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1028470757 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22530879915 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23559350672 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333940000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333940000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882589500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882589500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216529500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216529500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248735 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136841 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.593750 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.593750 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383456 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383456 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277661 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.167615 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014911 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277661 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.167615 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 68277.949744 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52613.620092 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53430.409929 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14000.868421 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14000.868421 # average UpgradeReq mshr miss latency -system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70394.702055 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70394.702055 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68277.949744 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57886.071698 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58273.250386 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68277.949744 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57886.071698 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58273.250386 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15052 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273771 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288823 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 42 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 42 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115427 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 115427 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 15052 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 389198 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 404250 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 15052 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 389198 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 404250 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 971628757 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14552447267 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15524076024 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 573037 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 573037 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8203174390 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8203174390 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 971628757 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22755621657 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 23727250414 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 971628757 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22755621657 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 23727250414 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1334007000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1334007000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882413000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882413000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216420000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216420000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014923 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248830 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136955 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.677419 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.677419 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383662 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383662 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014923 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277782 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.167756 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014923 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277782 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.167756 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64551.472030 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 53155.547034 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53749.445245 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 13643.738095 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13643.738095 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71068.072375 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71068.072375 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64551.472030 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58467.981996 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58694.497004 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64551.472030 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58467.981996 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58694.497004 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1247,13 +1147,13 @@ system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1401219 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.994567 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 11810743 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1401731 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 8.425827 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 25477000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.994567 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 1400496 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.994513 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 11811358 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1401008 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 8.430614 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 25856000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.994513 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999989 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id @@ -1261,154 +1161,154 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::0 415 system.cpu.dcache.tags.age_task_id_blocks_1024::1 94 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 63738376 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 63738376 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 7205308 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7205308 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4203634 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4203634 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 186044 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 186044 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 215517 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 215517 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 11408942 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 11408942 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 11408942 # number of overall hits -system.cpu.dcache.overall_hits::total 11408942 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1806790 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1806790 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1944128 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1944128 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 22738 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 22738 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3750918 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3750918 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3750918 # number of overall misses -system.cpu.dcache.overall_misses::total 3750918 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 40335866684 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 40335866684 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 77256495609 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 77256495609 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 322518001 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 322518001 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 39001 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 39001 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 117592362293 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 117592362293 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 117592362293 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 117592362293 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9012098 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9012098 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6147762 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6147762 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 208782 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 208782 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 215519 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 215519 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15159860 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15159860 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15159860 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15159860 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200485 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.200485 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316233 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.316233 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108908 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108908 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.247424 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.247424 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.247424 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.247424 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22324.601467 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 22324.601467 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39738.379165 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 39738.379165 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14184.097150 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14184.097150 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 19500.500000 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19500.500000 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31350.288727 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31350.288727 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31350.288727 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31350.288727 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 3041849 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 733 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 98391 # number of cycles access was blocked +system.cpu.dcache.tags.tag_accesses 63734677 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63734677 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 7206132 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7206132 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4203012 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4203012 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 186466 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 186466 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 215515 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 215515 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 11409144 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 11409144 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 11409144 # number of overall hits +system.cpu.dcache.overall_hits::total 11409144 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1805019 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1805019 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1944584 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1944584 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22688 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22688 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3749603 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3749603 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3749603 # number of overall misses +system.cpu.dcache.overall_misses::total 3749603 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 40356893890 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 40356893890 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 77719104532 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 77719104532 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 321753501 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 321753501 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 13000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 13000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 118075998422 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 118075998422 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 118075998422 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 118075998422 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9011151 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9011151 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6147596 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6147596 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 209154 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 209154 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 215516 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 215516 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15158747 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15158747 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15158747 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15158747 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200309 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.200309 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316316 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.316316 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108475 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108475 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000005 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000005 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.247356 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.247356 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.247356 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.247356 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22358.154618 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 22358.154618 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39966.956702 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 39966.956702 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14181.659952 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14181.659952 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13000 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31490.266682 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31490.266682 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31490.266682 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31490.266682 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 3050951 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 663 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 86776 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.915927 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 104.714286 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 35.158926 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 94.714286 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 840743 # number of writebacks -system.cpu.dcache.writebacks::total 840743 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 722826 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 722826 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1643736 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1643736 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5220 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 5220 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2366562 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2366562 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2366562 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2366562 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083964 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1083964 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300392 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 300392 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17518 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17518 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1384356 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1384356 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1384356 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1384356 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27183263254 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 27183263254 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11761438359 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11761438359 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200916999 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200916999 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 34999 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 34999 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 38944701613 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 38944701613 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 38944701613 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 38944701613 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424030000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424030000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997779498 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997779498 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421809498 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421809498 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120279 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120279 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048862 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048862 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083906 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083906 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091317 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091317 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091317 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091317 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25077.643957 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25077.643957 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39153.633782 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39153.633782 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11469.174506 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11469.174506 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 17499.500000 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17499.500000 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28131.999004 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28131.999004 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28131.999004 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28131.999004 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 840541 # number of writebacks +system.cpu.dcache.writebacks::total 840541 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 721694 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 721694 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1644324 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1644324 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5123 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 5123 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2366018 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2366018 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2366018 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2366018 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083325 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1083325 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300260 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 300260 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17565 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17565 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 1 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1383585 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1383585 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1383585 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1383585 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27323478009 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 27323478009 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11844407335 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11844407335 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200869499 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200869499 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 11000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 11000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 39167885344 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 39167885344 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 39167885344 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 39167885344 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424097000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424097000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997590998 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997590998 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421687998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421687998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120220 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120220 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048842 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048842 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083981 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083981 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000005 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000005 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091273 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091273 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091273 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091273 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25221.866023 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25221.866023 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39447.170236 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39447.170236 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11435.781327 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11435.781327 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11000 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28308.983795 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 28308.983795 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28308.983795 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 28308.983795 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1417,28 +1317,28 @@ system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6442 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 211017 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74665 40.97% 40.97% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6439 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211003 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74661 40.97% 40.97% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl -system.cpu.kern.ipl_count::22 1880 1.03% 42.07% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105572 57.93% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182248 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73298 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::22 1879 1.03% 42.07% # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 105563 57.93% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182234 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73294 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::22 1880 1.27% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73298 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148607 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1818029044000 97.73% 97.73% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 64103000 0.00% 97.74% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 561251500 0.03% 97.77% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 41542545500 2.23% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1860196944000 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981692 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::22 1879 1.26% 50.68% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::31 73294 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148598 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1817851866500 97.72% 97.72% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 64172000 0.00% 97.73% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 559556500 0.03% 97.76% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 41715361500 2.24% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1860190956500 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981691 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.694294 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.815411 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.694315 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.815424 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -1477,29 +1377,29 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu.kern.callpal::swpipl 175131 91.23% 93.43% # number of callpals executed +system.cpu.kern.callpal::swpipl 175119 91.23% 93.43% # number of callpals executed system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed -system.cpu.kern.callpal::rti 5105 2.66% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5104 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 191976 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5852 # number of protection mode switches +system.cpu.kern.callpal::total 191963 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5851 # number of protection mode switches system.cpu.kern.mode_switch::user 1740 # number of protection mode switches system.cpu.kern.mode_switch::idle 2095 # number of protection mode switches system.cpu.kern.mode_good::kernel 1910 system.cpu.kern.mode_good::user 1740 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.326384 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.326440 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::idle 0.081146 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.394343 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 29636227500 1.59% 1.59% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 2736556500 0.15% 1.74% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1827824152000 98.26% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::total 0.394384 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 29573655500 1.59% 1.59% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 2713841000 0.15% 1.74% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1827903452000 98.26% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt index 76117c4c2..d0170b803 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt @@ -1,147 +1,147 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.842697 # Number of seconds simulated -sim_ticks 1842697218000 # Number of ticks simulated -final_tick 1842697218000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.842694 # Number of seconds simulated +sim_ticks 1842693728000 # Number of ticks simulated +final_tick 1842693728000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 281851 # Simulator instruction rate (inst/s) -host_op_rate 281851 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 7098045398 # Simulator tick rate (ticks/s) -host_mem_usage 310872 # Number of bytes of host memory used -host_seconds 259.61 # Real time elapsed on the host -sim_insts 73170192 # Number of instructions simulated -sim_ops 73170192 # Number of ops (including micro ops) simulated +host_inst_rate 239111 # Simulator instruction rate (inst/s) +host_op_rate 239111 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 5964368765 # Simulator tick rate (ticks/s) +host_mem_usage 346744 # Number of bytes of host memory used +host_seconds 308.95 # Real time elapsed on the host +sim_insts 73873335 # Number of instructions simulated +sim_ops 73873335 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu0.inst 489152 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 20102912 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 489024 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 20126208 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 144448 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 2236224 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 284928 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 2526528 # Number of bytes read from this memory -system.physmem.bytes_read::total 28436544 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 489152 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 144448 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 284928 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 918528 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7459712 # Number of bytes written to this memory -system.physmem.bytes_written::total 7459712 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 7643 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 314108 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu1.inst 143680 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 2232768 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 285376 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 2509376 # Number of bytes read from this memory +system.physmem.bytes_read::total 28438784 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 489024 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 143680 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 285376 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 918080 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7463104 # Number of bytes written to this memory +system.physmem.bytes_written::total 7463104 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 7641 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 314472 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 2257 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 34941 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 4452 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 39477 # Number of read requests responded to by this memory -system.physmem.num_reads::total 444321 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 116558 # Number of write requests responded to by this memory -system.physmem.num_writes::total 116558 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 265454 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 10909504 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1439386 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 78389 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1213560 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 154626 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 1371103 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15432022 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 265454 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 78389 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 154626 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 498469 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4048257 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4048257 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4048257 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 265454 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 10909504 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1439386 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 78389 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 1213560 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 154626 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1371103 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19480279 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 98018 # Number of read requests accepted -system.physmem.writeReqs 44365 # Number of write requests accepted -system.physmem.readBursts 98018 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 44365 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 6272576 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 576 # Total number of bytes read from write queue -system.physmem.bytesWritten 2838464 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 6273152 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 2839360 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 9 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::cpu1.inst 2245 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 34887 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 4459 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 39209 # Number of read requests responded to by this memory +system.physmem.num_reads::total 444356 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 116611 # Number of write requests responded to by this memory +system.physmem.num_writes::total 116611 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 265385 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 10922167 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1439388 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 77973 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1211687 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 154869 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 1361798 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15433267 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 265385 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 77973 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 154869 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 498227 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4050105 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4050105 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4050105 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 265385 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 10922167 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1439388 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 77973 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 1211687 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 154869 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1361798 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19483372 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 97691 # Number of read requests accepted +system.physmem.writeReqs 44282 # Number of write requests accepted +system.physmem.readBursts 97691 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 44282 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 6250944 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 1280 # Total number of bytes read from write queue +system.physmem.bytesWritten 2832576 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 6252224 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 2834048 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 20 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 42 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 6238 # Per bank write bursts -system.physmem.perBankRdBursts::1 6029 # Per bank write bursts -system.physmem.perBankRdBursts::2 6222 # Per bank write bursts -system.physmem.perBankRdBursts::3 6415 # Per bank write bursts -system.physmem.perBankRdBursts::4 5671 # Per bank write bursts -system.physmem.perBankRdBursts::5 6259 # Per bank write bursts -system.physmem.perBankRdBursts::6 6020 # Per bank write bursts -system.physmem.perBankRdBursts::7 6028 # Per bank write bursts -system.physmem.perBankRdBursts::8 6370 # Per bank write bursts -system.physmem.perBankRdBursts::9 6122 # Per bank write bursts -system.physmem.perBankRdBursts::10 6366 # Per bank write bursts -system.physmem.perBankRdBursts::11 5871 # Per bank write bursts -system.physmem.perBankRdBursts::12 5882 # Per bank write bursts -system.physmem.perBankRdBursts::13 6242 # Per bank write bursts -system.physmem.perBankRdBursts::14 6237 # Per bank write bursts -system.physmem.perBankRdBursts::15 6037 # Per bank write bursts -system.physmem.perBankWrBursts::0 2849 # Per bank write bursts -system.physmem.perBankWrBursts::1 2656 # Per bank write bursts -system.physmem.perBankWrBursts::2 2849 # Per bank write bursts -system.physmem.perBankWrBursts::3 3015 # Per bank write bursts -system.physmem.perBankWrBursts::4 2565 # Per bank write bursts -system.physmem.perBankWrBursts::5 2994 # Per bank write bursts -system.physmem.perBankWrBursts::6 2937 # Per bank write bursts -system.physmem.perBankWrBursts::7 2695 # Per bank write bursts -system.physmem.perBankWrBursts::8 3093 # Per bank write bursts -system.physmem.perBankWrBursts::9 2622 # Per bank write bursts -system.physmem.perBankWrBursts::10 2879 # Per bank write bursts -system.physmem.perBankWrBursts::11 2436 # Per bank write bursts -system.physmem.perBankWrBursts::12 2462 # Per bank write bursts -system.physmem.perBankWrBursts::13 2714 # Per bank write bursts -system.physmem.perBankWrBursts::14 2848 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 39 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 6114 # Per bank write bursts +system.physmem.perBankRdBursts::1 5899 # Per bank write bursts +system.physmem.perBankRdBursts::2 6060 # Per bank write bursts +system.physmem.perBankRdBursts::3 6276 # Per bank write bursts +system.physmem.perBankRdBursts::4 5549 # Per bank write bursts +system.physmem.perBankRdBursts::5 6233 # Per bank write bursts +system.physmem.perBankRdBursts::6 6082 # Per bank write bursts +system.physmem.perBankRdBursts::7 6075 # Per bank write bursts +system.physmem.perBankRdBursts::8 6372 # Per bank write bursts +system.physmem.perBankRdBursts::9 6119 # Per bank write bursts +system.physmem.perBankRdBursts::10 6443 # Per bank write bursts +system.physmem.perBankRdBursts::11 5953 # Per bank write bursts +system.physmem.perBankRdBursts::12 5846 # Per bank write bursts +system.physmem.perBankRdBursts::13 6273 # Per bank write bursts +system.physmem.perBankRdBursts::14 6335 # Per bank write bursts +system.physmem.perBankRdBursts::15 6042 # Per bank write bursts +system.physmem.perBankWrBursts::0 2746 # Per bank write bursts +system.physmem.perBankWrBursts::1 2526 # Per bank write bursts +system.physmem.perBankWrBursts::2 2727 # Per bank write bursts +system.physmem.perBankWrBursts::3 3010 # Per bank write bursts +system.physmem.perBankWrBursts::4 2533 # Per bank write bursts +system.physmem.perBankWrBursts::5 2968 # Per bank write bursts +system.physmem.perBankWrBursts::6 2994 # Per bank write bursts +system.physmem.perBankWrBursts::7 2697 # Per bank write bursts +system.physmem.perBankWrBursts::8 3092 # Per bank write bursts +system.physmem.perBankWrBursts::9 2617 # Per bank write bursts +system.physmem.perBankWrBursts::10 2969 # Per bank write bursts +system.physmem.perBankWrBursts::11 2522 # Per bank write bursts +system.physmem.perBankWrBursts::12 2428 # Per bank write bursts +system.physmem.perBankWrBursts::13 2745 # Per bank write bursts +system.physmem.perBankWrBursts::14 2948 # Per bank write bursts system.physmem.perBankWrBursts::15 2737 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 4 # Number of times write queue was full causing retry -system.physmem.totGap 1841684892500 # Total gap between requests +system.physmem.numWrRetry 5 # Number of times write queue was full causing retry +system.physmem.totGap 1841681402500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 98018 # Read request sizes (log2) +system.physmem.readPktSize::6 97691 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 44365 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 66438 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 14086 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 6897 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2022 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 974 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 959 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 570 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 558 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 553 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 609 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 552 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 526 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 458 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 405 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 402 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 401 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 400 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 400 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 398 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 398 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see +system.physmem.writePktSize::6 44282 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 65712 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 9632 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 5477 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1935 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 488 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1780 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1567 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1574 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1624 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1032 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 859 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 829 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 762 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 744 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 633 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 617 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 601 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 609 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 699 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 495 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -153,423 +153,391 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 1794 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 1779 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 1773 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2070 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2377 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2093 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2091 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2114 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2131 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 1839 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 1836 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 1834 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 2181 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 2225 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 2215 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2240 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2258 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1840 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 1844 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 1791 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 1859 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 1924 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 111 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 69 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 17929 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 508.069831 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 168.315652 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1577.422962 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 7580 42.28% 42.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 2972 16.58% 58.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 1827 10.19% 69.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 983 5.48% 74.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 676 3.77% 78.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 569 3.17% 81.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 353 1.97% 83.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 316 1.76% 85.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 239 1.33% 86.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 212 1.18% 87.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 225 1.25% 88.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 207 1.15% 90.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 92 0.51% 90.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 80 0.45% 91.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 62 0.35% 91.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 115 0.64% 92.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 35 0.20% 92.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 50 0.28% 92.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 54 0.30% 92.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 63 0.35% 93.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 30 0.17% 93.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 123 0.69% 94.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 74 0.41% 94.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 80 0.45% 94.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 19 0.11% 95.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 17 0.09% 95.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 7 0.04% 95.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 37 0.21% 95.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 7 0.04% 95.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 18 0.10% 95.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 6 0.03% 95.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 15 0.08% 95.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 9 0.05% 95.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 16 0.09% 95.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 1 0.01% 95.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 23 0.13% 95.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 12 0.07% 95.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 4 0.02% 95.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 9 0.05% 96.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 2 0.01% 96.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 15 0.08% 96.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 22 0.12% 96.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 1 0.01% 96.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 14 0.08% 96.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 3 0.02% 96.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 12 0.07% 96.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 2 0.01% 96.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 12 0.07% 96.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 2 0.01% 96.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 20 0.11% 96.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 11 0.06% 96.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 2 0.01% 96.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 9 0.05% 96.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 1 0.01% 96.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 13 0.07% 96.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 21 0.12% 96.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 1 0.01% 96.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 13 0.07% 97.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 2 0.01% 97.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 8 0.04% 97.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 3 0.02% 97.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 14 0.08% 97.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 22 0.12% 97.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 13 0.07% 97.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 1 0.01% 97.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 77 0.43% 97.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 3 0.02% 97.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 19 0.11% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 5 0.03% 97.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 2 0.01% 97.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 8 0.04% 98.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 4 0.02% 98.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 21 0.12% 98.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 6 0.03% 98.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 9 0.05% 98.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 2 0.01% 98.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 3 0.02% 98.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 21 0.12% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 3 0.02% 98.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 6 0.03% 98.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 5 0.03% 98.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 19 0.11% 98.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 6 0.03% 98.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 6 0.03% 98.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 25 0.14% 98.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 1 0.01% 98.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 15 0.08% 98.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6979 1 0.01% 98.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 1 0.01% 98.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 21 0.12% 98.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7427 1 0.01% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 4 0.02% 99.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8003 1 0.01% 99.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 52 0.29% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 1 0.01% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 1 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9347 1 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9408-9411 1 0.01% 99.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9539 1 0.01% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 1 0.01% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 2 0.01% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11011 1 0.01% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11331 1 0.01% 99.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11395 1 0.01% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11779 1 0.01% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12035 1 0.01% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12096-12099 1 0.01% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 1 0.01% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12803 2 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 1 0.01% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 2 0.01% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 2 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 1 0.01% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 1 0.01% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 2 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14464-14467 1 0.01% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 1 0.01% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 1 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 1 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 1 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 1 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 16 0.09% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15491 1 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15680-15683 1 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16131 1 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 75 0.42% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 17929 # Bytes accessed per row activation -system.physmem.totQLat 2679388500 # Total ticks spent queuing -system.physmem.totMemAccLat 4331514750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 490045000 # Total ticks spent in databus transfers -system.physmem.totBankLat 1162081250 # Total ticks spent accessing banks -system.physmem.avgQLat 27338.19 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 11856.88 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 80 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 52 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 44 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 43 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 42 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 41 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 40 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 38 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 523 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 562 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 1179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 1375 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 1510 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 1616 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 1649 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 1665 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 1985 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 1867 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 1882 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 2279 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 2065 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 2130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 2146 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 2008 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 918 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 691 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 419 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 450 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 442 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 400 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 462 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 508 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 598 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 627 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 690 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 750 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 719 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 789 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 770 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 741 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 761 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 717 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 621 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 531 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 382 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 281 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 203 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 118 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 12 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 10 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 15110 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 511.250298 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 300.938727 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 421.415256 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3831 25.35% 25.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 2740 18.13% 43.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1074 7.11% 50.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 703 4.65% 55.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 520 3.44% 58.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 360 2.38% 61.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 225 1.49% 62.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 226 1.50% 64.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 5431 35.94% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 15110 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 2571 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 37.985220 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 914.533013 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 2569 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-4095 1 0.04% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::45056-47103 1 0.04% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 2571 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 2571 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.214702 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.506808 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 4.396297 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::1 28 1.09% 1.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::2 8 0.31% 1.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::3 1 0.04% 1.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4 1 0.04% 1.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::5 1 0.04% 1.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::6 1 0.04% 1.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::7 2 0.08% 1.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::8 2 0.08% 1.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::10 1 0.04% 1.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::15 1 0.04% 1.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 1798 69.93% 71.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 69 2.68% 74.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 74 2.88% 77.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 370 14.39% 91.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 34 1.32% 93.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 19 0.74% 93.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 12 0.47% 94.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 7 0.27% 94.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 34 1.32% 95.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 15 0.58% 96.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 5 0.19% 96.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 15 0.58% 97.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 11 0.43% 97.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 14 0.54% 98.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 4 0.16% 98.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 5 0.19% 98.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 6 0.23% 98.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 3 0.12% 98.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.04% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 1 0.04% 98.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 2 0.08% 98.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 2 0.08% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 3 0.12% 99.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 4 0.16% 99.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 3 0.12% 99.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 5 0.19% 99.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 2 0.08% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 1 0.04% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 2 0.08% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 2 0.08% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 2 0.08% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 2571 # Writes before turning the bus around for reads +system.physmem.totQLat 3372876000 # Total ticks spent queuing +system.physmem.totMemAccLat 5050468500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 488355000 # Total ticks spent in databus transfers +system.physmem.totBankLat 1189237500 # Total ticks spent accessing banks +system.physmem.avgQLat 34533.03 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 12175.95 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44195.07 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 3.40 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 51708.99 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 3.39 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 1.54 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 3.40 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 3.39 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 1.54 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.04 # Data bus utilization in percentage system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.16 # Average write queue length when enqueuing -system.physmem.readRowHits 89637 # Number of row buffer hits during reads -system.physmem.writeRowHits 34794 # Number of row buffer hits during writes -system.physmem.readRowHitRate 91.46 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 78.43 # Row buffer hit rate for writes -system.physmem.avgGap 12934724.60 # Average gap between requests -system.physmem.pageHitRate 87.40 # Row buffer hit rate, read and write combined +system.physmem.avgRdQLen 1.08 # Average read queue length when enqueuing +system.physmem.avgWrQLen 4.13 # Average write queue length when enqueuing +system.physmem.readRowHits 85060 # Number of row buffer hits during reads +system.physmem.writeRowHits 35225 # Number of row buffer hits during writes +system.physmem.readRowHitRate 87.09 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 79.55 # Row buffer hit rate for writes +system.physmem.avgGap 12972053.86 # Average gap between requests +system.physmem.pageHitRate 84.74 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.21 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 19524219 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 44737 # Transaction distribution -system.membus.trans_dist::ReadResp 44533 # Transaction distribution -system.membus.trans_dist::WriteReq 3749 # Transaction distribution -system.membus.trans_dist::WriteResp 3749 # Transaction distribution -system.membus.trans_dist::Writeback 44365 # Transaction distribution -system.membus.trans_dist::UpgradeReq 45 # Transaction distribution -system.membus.trans_dist::UpgradeResp 45 # Transaction distribution -system.membus.trans_dist::ReadExReq 56547 # Transaction distribution -system.membus.trans_dist::ReadExResp 56547 # Transaction distribution -system.membus.trans_dist::BadAddressError 204 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 13310 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 189932 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 408 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 203650 # Packet count per connected master and slave (bytes) +system.membus.throughput 19527312 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 44337 # Transaction distribution +system.membus.trans_dist::ReadResp 44306 # Transaction distribution +system.membus.trans_dist::WriteReq 3779 # Transaction distribution +system.membus.trans_dist::WriteResp 3779 # Transaction distribution +system.membus.trans_dist::Writeback 44282 # Transaction distribution +system.membus.trans_dist::UpgradeReq 42 # Transaction distribution +system.membus.trans_dist::UpgradeResp 42 # Transaction distribution +system.membus.trans_dist::ReadExReq 56476 # Transaction distribution +system.membus.trans_dist::ReadExResp 56476 # Transaction distribution +system.membus.trans_dist::BadAddressError 31 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 13428 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 189189 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 62 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 202679 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 50712 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 50712 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 254362 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 15689 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 6952704 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 6968393 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 253391 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 15748 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 6926464 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 6942212 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2159808 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 2159808 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 9128201 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 35967240 # Total data (bytes) +system.membus.tot_pkt_size::total 9102020 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 35972872 # Total data (bytes) system.membus.snoop_data_through_bus 9984 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 12468500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 12574500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 514332500 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 513408250 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 252500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 40000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 764298954 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 761373958 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 152995500 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 153163000 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 337398 # number of replacements -system.l2c.tags.tagsinuse 65420.701532 # Cycle average of tags in use -system.l2c.tags.total_refs 2472173 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 402561 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 6.141114 # Average number of references to valid blocks. +system.l2c.tags.replacements 337430 # number of replacements +system.l2c.tags.tagsinuse 65422.148259 # Cycle average of tags in use +system.l2c.tags.total_refs 2473441 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 402593 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 6.143775 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 54886.932182 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 2458.825580 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 2703.778525 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 528.462620 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 622.296328 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 2148.830278 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 2071.576019 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.837508 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 54880.563920 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 2458.853214 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 2711.613848 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 517.416897 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 618.305247 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 2161.633442 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 2073.761691 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.837411 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.inst 0.037519 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.041256 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.008064 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.009495 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.032789 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.data 0.031610 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.998241 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.041376 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.007895 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.009435 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.032984 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.data 0.031643 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.998263 # Average percentage of cache occupancy system.l2c.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 988 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 5636 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 2991 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 55380 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 1047 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 5588 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 2973 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 55387 # Occupied blocks per task id system.l2c.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 26143118 # Number of tag accesses -system.l2c.tags.data_accesses 26143118 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.inst 520243 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 493553 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 124286 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 83912 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 292769 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 239004 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1753767 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 835523 # number of Writeback hits -system.l2c.Writeback_hits::total 835523 # number of Writeback hits +system.l2c.tags.tag_accesses 26153114 # Number of tag accesses +system.l2c.tags.data_accesses 26153114 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.inst 521024 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 493028 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 125251 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 84722 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 291154 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 239311 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1754490 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 836107 # number of Writeback hits +system.l2c.Writeback_hits::total 836107 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 1 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu2.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 7 # number of UpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu2.data 1 # number of SCUpgradeReq hits system.l2c.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 92938 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 26217 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 67761 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 186916 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 520243 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 586491 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 124286 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 110129 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 292769 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 306765 # number of demand (read+write) hits -system.l2c.demand_hits::total 1940683 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 520243 # number of overall hits -system.l2c.overall_hits::cpu0.data 586491 # number of overall hits -system.l2c.overall_hits::cpu1.inst 124286 # number of overall hits -system.l2c.overall_hits::cpu1.data 110129 # number of overall hits -system.l2c.overall_hits::cpu2.inst 292769 # number of overall hits -system.l2c.overall_hits::cpu2.data 306765 # number of overall hits -system.l2c.overall_hits::total 1940683 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 7643 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 238324 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 2257 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 16911 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 4452 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 18142 # number of ReadReq misses -system.l2c.ReadReq_misses::total 287729 # number of ReadReq misses +system.l2c.ReadExReq_hits::cpu0.data 93137 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 26426 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 67420 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 186983 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 521024 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 586165 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 125251 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 111148 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 291154 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 306731 # number of demand (read+write) hits +system.l2c.demand_hits::total 1941473 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 521024 # number of overall hits +system.l2c.overall_hits::cpu0.data 586165 # number of overall hits +system.l2c.overall_hits::cpu1.inst 125251 # number of overall hits +system.l2c.overall_hits::cpu1.data 111148 # number of overall hits +system.l2c.overall_hits::cpu2.inst 291154 # number of overall hits +system.l2c.overall_hits::cpu2.data 306731 # number of overall hits +system.l2c.overall_hits::total 1941473 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 7641 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 238596 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 2245 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 16796 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 4459 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 17833 # number of ReadReq misses +system.l2c.ReadReq_misses::total 287570 # number of ReadReq misses system.l2c.UpgradeReq_misses::cpu0.data 8 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 12 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 20 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 76060 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 18078 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 21606 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 115744 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 7643 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 314384 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 2257 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 34989 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 4452 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 39748 # number of demand (read+write) misses -system.l2c.demand_misses::total 403473 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 7643 # number of overall misses -system.l2c.overall_misses::cpu0.data 314384 # number of overall misses -system.l2c.overall_misses::cpu1.inst 2257 # number of overall misses -system.l2c.overall_misses::cpu1.data 34989 # number of overall misses -system.l2c.overall_misses::cpu2.inst 4452 # number of overall misses -system.l2c.overall_misses::cpu2.data 39748 # number of overall misses -system.l2c.overall_misses::total 403473 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu1.inst 176426247 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 1131345000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 358514250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 1201423499 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 2867708996 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 294997 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 294997 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1254698241 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1776085226 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 3030783467 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu1.inst 176426247 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 2386043241 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 358514250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 2977508725 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 5898492463 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu1.inst 176426247 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 2386043241 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 358514250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 2977508725 # number of overall miss cycles -system.l2c.overall_miss_latency::total 5898492463 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 527886 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 731877 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 126543 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 100823 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 297221 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 257146 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2041496 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 835523 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 835523 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_misses::cpu2.data 9 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 17 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 76153 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 18140 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 21473 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 115766 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 7641 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 314749 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 2245 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 34936 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 4459 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 39306 # number of demand (read+write) misses +system.l2c.demand_misses::total 403336 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 7641 # number of overall misses +system.l2c.overall_misses::cpu0.data 314749 # number of overall misses +system.l2c.overall_misses::cpu1.inst 2245 # number of overall misses +system.l2c.overall_misses::cpu1.data 34936 # number of overall misses +system.l2c.overall_misses::cpu2.inst 4459 # number of overall misses +system.l2c.overall_misses::cpu2.data 39306 # number of overall misses +system.l2c.overall_misses::total 403336 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu1.inst 162937747 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 1122716750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 340229750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 1192796250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2818680497 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 286997 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 286997 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1236065740 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 1785443227 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 3021508967 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu1.inst 162937747 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 2358782490 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 340229750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 2978239477 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 5840189464 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu1.inst 162937747 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 2358782490 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 340229750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 2978239477 # number of overall miss cycles +system.l2c.overall_miss_latency::total 5840189464 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 528665 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 731624 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 127496 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 101518 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 295613 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 257144 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2042060 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 836107 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 836107 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 11 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 1 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 15 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 12 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu2.data 1 # number of SCUpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 168998 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 44295 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 89367 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 302660 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 527886 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 900875 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 126543 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 145118 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 297221 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 346513 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2344156 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 527886 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 900875 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 126543 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 145118 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 297221 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 346513 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2344156 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.014479 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.325634 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.017836 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.167730 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.014979 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.070551 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.140940 # miss rate for ReadReq accesses +system.l2c.ReadExReq_accesses::cpu0.data 169290 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 44566 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 88893 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 302749 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 528665 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 900914 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 127496 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 146084 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 295613 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 346037 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2344809 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 528665 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 900914 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 127496 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 146084 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 295613 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 346037 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2344809 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014453 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.326118 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.017608 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.165448 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.015084 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.069350 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.140823 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.727273 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.800000 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.740741 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.450064 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.408127 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.241767 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.382423 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.014479 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.348976 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.017836 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.241107 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.014979 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.114709 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.172119 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.014479 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.348976 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.017836 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.241107 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.014979 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.114709 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.172119 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 78168.474524 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 66899.946780 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 80528.807278 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 66223.321519 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 9966.701292 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 24583.083333 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 14749.850000 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 69404.704115 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 82203.333611 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 26185.231779 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 78168.474524 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 68194.096459 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 80528.807278 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 74909.648913 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 14619.299093 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 78168.474524 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 68194.096459 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 80528.807278 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 74909.648913 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 14619.299093 # average overall miss latency +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.750000 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.708333 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.449838 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.407037 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.241560 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.382383 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014453 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.349366 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.017608 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.239150 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.015084 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.113589 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.172012 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014453 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.349366 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.017608 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.239150 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.015084 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.113589 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.172012 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72578.061024 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 66844.293284 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 76301.805338 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 66887.021253 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 9801.719571 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 31888.555556 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 16882.176471 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68140.338479 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 83148.289806 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 26100.141380 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 72578.061024 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 67517.245535 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 76301.805338 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 75770.606956 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 14479.712855 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 72578.061024 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 67517.245535 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 76301.805338 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 75770.606956 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 14479.712855 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -578,97 +546,97 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 75046 # number of writebacks -system.l2c.writebacks::total 75046 # number of writebacks -system.l2c.ReadReq_mshr_misses::cpu1.inst 2257 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 16911 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 4452 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 18142 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 41762 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 12 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 12 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 18078 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 21606 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 39684 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 2257 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 34989 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 4452 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 39748 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 81446 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 2257 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 34989 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 4452 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 39748 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 81446 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 147657253 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 919546000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 302425250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 999157501 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 2368786004 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 279009 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 279009 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1027471259 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1510849774 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 2538321033 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 147657253 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1947017259 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 302425250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 2510007275 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 4907107037 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 147657253 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1947017259 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 302425250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 2510007275 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 4907107037 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 277801500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 291494000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 569295500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 343786500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 402097500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 745884000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 621588000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 693591500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 1315179500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.017836 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.167730 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.014979 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.070551 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.020457 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.444444 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.408127 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.241767 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.131117 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.017836 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.241107 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.014979 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.114709 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.034744 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.017836 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.241107 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.014979 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.114709 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.034744 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 65421.910944 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 54375.613506 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 67930.199910 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 55074.275218 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 56721.086251 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 23250.750000 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23250.750000 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56835.449663 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 69927.324539 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 63963.336181 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 65421.910944 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 55646.553460 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 67930.199910 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 63148.014366 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 60249.822422 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 65421.910944 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 55646.553460 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 67930.199910 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 63148.014366 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 60249.822422 # average overall mshr miss latency +system.l2c.writebacks::writebacks 75099 # number of writebacks +system.l2c.writebacks::total 75099 # number of writebacks +system.l2c.ReadReq_mshr_misses::cpu1.inst 2245 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 16796 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 4459 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 17833 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 41333 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 9 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 9 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 18140 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 21473 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 39613 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 2245 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 34936 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 4459 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 39306 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 80946 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 2245 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 34936 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 4459 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 39306 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 80946 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 134357753 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 912417250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 284084750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 973268750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 2304128503 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 241006 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 241006 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1008170260 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1522069773 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 2530240033 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 134357753 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1920587510 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 284084750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 2495338523 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 4834368536 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 134357753 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1920587510 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 284084750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 2495338523 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 4834368536 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 279416000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 295991000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 575407000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 345820000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 406371500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 752191500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 625236000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 702362500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 1327598500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.165448 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.069350 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.020241 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.750000 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.375000 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.407037 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.241560 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.130844 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.239150 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.113589 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.034521 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.017608 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.239150 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015084 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.113589 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.034521 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 54323.484758 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 54576.837885 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 55745.493988 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 26778.444444 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 26778.444444 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55577.191841 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 70882.958739 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 63873.981597 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 54974.453572 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 63484.926551 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 59723.377758 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59847.551448 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 54974.453572 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 63710.417134 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 63484.926551 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 59723.377758 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -680,14 +648,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.254904 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.254944 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1694870354000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.254904 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.078431 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.078431 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1694864715000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.254944 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.078434 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.078434 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id @@ -703,12 +671,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 9303463 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 9303463 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 5314732731 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 5314732731 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 5324036194 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 5324036194 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 5324036194 # number of overall miss cycles -system.iocache.overall_miss_latency::total 5324036194 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 5375933278 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 5375933278 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 5385236741 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 5385236741 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 5385236741 # number of overall miss cycles +system.iocache.overall_miss_latency::total 5385236741 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -727,17 +695,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 53777.242775 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 53777.242775 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 127905.581705 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 127905.581705 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 127598.231132 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 127598.231132 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 127598.231132 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 127598.231132 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 168308 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 129378.448161 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 129378.448161 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 129064.990797 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 129064.990797 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 129064.990797 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 129064.990797 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 158120 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 12241 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 11558 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 13.749530 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 13.680568 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -753,12 +721,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 16965 system.iocache.overall_mshr_misses::total 16965 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 5714463 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 5714463 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 4435520731 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 4435520731 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 4441235194 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 4441235194 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 4441235194 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 4441235194 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 4496386278 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 4496386278 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 4502100741 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 4502100741 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 4502100741 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 4502100741 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 0.398844 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 0.398844 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.406623 # mshr miss rate for WriteReq accesses @@ -769,12 +737,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 0.406591 system.iocache.overall_mshr_miss_rate::total 0.406591 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 82818.304348 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 82818.304348 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 262518.982659 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 262518.982659 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 261788.104568 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 261788.104568 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 261788.104568 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 261788.104568 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 266121.346946 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 266121.346946 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 265375.817330 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 265375.817330 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 265375.817330 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 265375.817330 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -792,22 +760,22 @@ system.cpu0.dtb.fetch_hits 0 # IT system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 4920578 # DTB read hits +system.cpu0.dtb.read_hits 4928404 # DTB read hits system.cpu0.dtb.read_misses 6099 # DTB read misses system.cpu0.dtb.read_acv 126 # DTB read access violations system.cpu0.dtb.read_accesses 428233 # DTB read accesses -system.cpu0.dtb.write_hits 3510258 # DTB write hits +system.cpu0.dtb.write_hits 3518338 # DTB write hits system.cpu0.dtb.write_misses 670 # DTB write misses system.cpu0.dtb.write_acv 84 # DTB write access violations system.cpu0.dtb.write_accesses 163777 # DTB write accesses -system.cpu0.dtb.data_hits 8430836 # DTB hits +system.cpu0.dtb.data_hits 8446742 # DTB hits system.cpu0.dtb.data_misses 6769 # DTB misses system.cpu0.dtb.data_acv 210 # DTB access violations system.cpu0.dtb.data_accesses 592010 # DTB accesses -system.cpu0.itb.fetch_hits 2762930 # ITB hits +system.cpu0.itb.fetch_hits 2763962 # ITB hits system.cpu0.itb.fetch_misses 3034 # ITB misses system.cpu0.itb.fetch_acv 104 # ITB acv -system.cpu0.itb.fetch_accesses 2765964 # ITB accesses +system.cpu0.itb.fetch_accesses 2766996 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -820,52 +788,52 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 928345000 # number of cpu cycles simulated +system.cpu0.numCycles 928692350 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 33879417 # Number of instructions committed -system.cpu0.committedOps 33879417 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 31738664 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 170028 # Number of float alu accesses -system.cpu0.num_func_calls 812853 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4700164 # number of instructions that are conditional controls -system.cpu0.num_int_insts 31738664 # number of integer instructions -system.cpu0.num_fp_insts 170028 # number of float instructions -system.cpu0.num_int_register_reads 44595421 # number of times the integer registers were read -system.cpu0.num_int_register_writes 23158595 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 87794 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 89338 # number of times the floating registers were written -system.cpu0.num_mem_refs 8461010 # number of memory refs -system.cpu0.num_load_insts 4941975 # Number of load instructions -system.cpu0.num_store_insts 3519035 # Number of store instructions -system.cpu0.num_idle_cycles 904626845.998199 # Number of idle cycles -system.cpu0.num_busy_cycles 23718154.001801 # Number of busy cycles -system.cpu0.not_idle_fraction 0.025549 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.974451 # Percentage of idle cycles -system.cpu0.Branches 5776800 # Number of branches fetched +system.cpu0.committedInsts 34273964 # Number of instructions committed +system.cpu0.committedOps 34273964 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 32130742 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 169948 # Number of float alu accesses +system.cpu0.num_func_calls 813899 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4819398 # number of instructions that are conditional controls +system.cpu0.num_int_insts 32130742 # number of integer instructions +system.cpu0.num_fp_insts 169948 # number of float instructions +system.cpu0.num_int_register_reads 45237353 # number of times the integer registers were read +system.cpu0.num_int_register_writes 23423813 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 87792 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 89256 # number of times the floating registers were written +system.cpu0.num_mem_refs 8476912 # number of memory refs +system.cpu0.num_load_insts 4949798 # Number of load instructions +system.cpu0.num_store_insts 3527114 # Number of store instructions +system.cpu0.num_idle_cycles 904863863.789935 # Number of idle cycles +system.cpu0.num_busy_cycles 23828486.210065 # Number of busy cycles +system.cpu0.not_idle_fraction 0.025658 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.974342 # Percentage of idle cycles +system.cpu0.Branches 5897308 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6418 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 211383 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 74805 40.97% 40.97% # number of times we switched to this ipl +system.cpu0.kern.inst.quiesce 6415 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 211374 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 74800 40.97% 40.97% # number of times we switched to this ipl system.cpu0.kern.ipl_count::21 203 0.11% 41.08% # number of times we switched to this ipl system.cpu0.kern.ipl_count::22 1879 1.03% 42.11% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 105697 57.89% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 182584 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 73438 49.30% 49.30% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_count::31 105691 57.89% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 182573 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 73433 49.30% 49.30% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::21 203 0.14% 49.44% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::22 1879 1.26% 50.70% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 73438 49.30% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 148958 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1819507118500 98.74% 98.74% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 38781000 0.00% 98.74% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 365071000 0.02% 98.76% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 22785478000 1.24% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1842696448500 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.981726 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_good::31 73433 49.30% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 148948 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1819462416000 98.74% 98.74% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 38889500 0.00% 98.74% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 365010500 0.02% 98.76% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 22826642500 1.24% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1842692958500 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.981725 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.694797 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.815833 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.694790 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.815827 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu0.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -901,10 +869,10 @@ system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu0.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu0.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::swpctx 4174 2.17% 2.17% # number of callpals executed +system.cpu0.kern.callpal::swpctx 4176 2.17% 2.17% # number of callpals executed system.cpu0.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu0.kern.callpal::swpipl 175325 91.20% 93.41% # number of callpals executed +system.cpu0.kern.callpal::swpipl 175314 91.20% 93.41% # number of callpals executed system.cpu0.kern.callpal::rdps 6783 3.53% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrkgp 1 0.00% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrusp 7 0.00% 96.94% # number of callpals executed @@ -913,21 +881,21 @@ system.cpu0.kern.callpal::whami 2 0.00% 96.95% # nu system.cpu0.kern.callpal::rti 5176 2.69% 99.64% # number of callpals executed system.cpu0.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 192238 # number of callpals executed +system.cpu0.kern.callpal::total 192229 # number of callpals executed system.cpu0.kern.mode_switch::kernel 5922 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1738 # number of protection mode switches -system.cpu0.kern.mode_switch::idle 2094 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1737 # number of protection mode switches +system.cpu0.kern.mode_switch::idle 2096 # number of protection mode switches system.cpu0.kern.mode_good::kernel 1907 -system.cpu0.kern.mode_good::user 1738 -system.cpu0.kern.mode_good::idle 169 +system.cpu0.kern.mode_good::user 1737 +system.cpu0.kern.mode_good::idle 170 system.cpu0.kern.mode_switch_good::kernel 0.322020 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::idle 0.080707 # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.391019 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 29794763000 1.62% 1.62% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 2592746500 0.14% 1.76% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::idle 1810308934500 98.24% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 4175 # number of times the context was actually changed +system.cpu0.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::total 0.390979 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 29759204500 1.61% 1.61% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 2578304000 0.14% 1.75% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::idle 1810355445500 98.25% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.swap_context 4177 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -959,59 +927,59 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.throughput 110459996 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 784722 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 784503 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 3749 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 3749 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 371354 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 16 # Transaction distribution +system.toL2Bus.throughput 110509038 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 784786 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 784740 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 3779 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 3779 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 372271 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 13 # Transaction distribution system.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 17 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 150558 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 133662 # Transaction distribution -system.toL2Bus.trans_dist::BadAddressError 204 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 847542 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1368014 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 2215556 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 27120896 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 55237129 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 82358025 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 203533320 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 11008 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 2134008000 # Layer occupancy (ticks) +system.toL2Bus.trans_dist::UpgradeResp 14 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 150355 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 133459 # Transaction distribution +system.toL2Bus.trans_dist::BadAddressError 31 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 846229 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1370023 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 2216252 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 27078976 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 55338308 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 82417284 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 203623496 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 10816 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 2138093500 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) system.toL2Bus.snoopLayer0.occupancy 243000 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1908780020 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1905810483 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 2230620167 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 2232783145 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.iobus.throughput 1469142 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 2975 # Transaction distribution -system.iobus.trans_dist::ReadResp 2975 # Transaction distribution -system.iobus.trans_dist::WriteReq 20645 # Transaction distribution -system.iobus.trans_dist::WriteResp 20645 # Transaction distribution +system.iobus.throughput 1469145 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 3004 # Transaction distribution +system.iobus.trans_dist::ReadResp 3004 # Transaction distribution +system.iobus.trans_dist::WriteReq 20675 # Transaction distribution +system.iobus.trans_dist::WriteResp 20675 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 2330 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 136 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 66 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 8370 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 8488 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 2374 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 34 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 13310 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 13428 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 33930 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 33930 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 47240 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 47358 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 9320 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 544 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 61 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 4185 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 4244 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 1548 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 31 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 15689 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 15748 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 1082792 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 1082792 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 1098481 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 1098540 # Cumulative packet size per connected master and slave (bytes) system.iobus.data_through_bus 2707184 # Total data (bytes) system.iobus.reqLayer0.occupancy 2199000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) @@ -1019,398 +987,398 @@ system.iobus.reqLayer1.occupancy 102000 # La system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer22.occupancy 57000 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 6237000 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 6326000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 1789000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 20000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 153613694 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 154493741 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 9561000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 9649000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 17409500 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 17628000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu0.icache.tags.replacements 951005 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.190319 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 43429541 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 951516 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 45.642471 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 10399272250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 251.342896 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 99.592582 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu2.inst 160.254842 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.490904 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.194517 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu2.inst 0.312998 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.998419 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 951123 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.189701 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 44044625 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 951634 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 46.283156 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 10406456250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 252.370031 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 94.623296 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu2.inst 164.196374 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.492910 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.184811 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu2.inst 0.320696 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.998417 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::2 447 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 45349405 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 45349405 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 33358489 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 7831408 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 2239644 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 43429541 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 33358489 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 7831408 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 2239644 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 43429541 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 33358489 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 7831408 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 2239644 # number of overall hits -system.cpu0.icache.overall_hits::total 43429541 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 527907 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 126543 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 313729 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 968179 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 527907 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 126543 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 313729 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 968179 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 527907 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 126543 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 313729 # number of overall misses -system.cpu0.icache.overall_misses::total 968179 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1806945253 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4430503289 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 6237448542 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1806945253 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4430503289 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 6237448542 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1806945253 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4430503289 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 6237448542 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 33886396 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 7957951 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 2553373 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 44397720 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 33886396 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 7957951 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 2553373 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 44397720 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 33886396 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 7957951 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 2553373 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 44397720 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015579 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015901 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122868 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.021807 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015579 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015901 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122868 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.021807 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015579 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015901 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122868 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.021807 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14279.298365 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14122.071243 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6442.453866 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14279.298365 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14122.071243 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6442.453866 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14279.298365 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14122.071243 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6442.453866 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3919 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 45964526 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 45964526 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 33752258 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 8060384 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 2231983 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 44044625 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 33752258 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 8060384 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 2231983 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 44044625 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 33752258 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 8060384 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 2231983 # number of overall hits +system.cpu0.icache.overall_hits::total 44044625 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 528685 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 127496 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 311915 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 968096 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 528685 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 127496 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 311915 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 968096 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 528685 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 127496 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 311915 # number of overall misses +system.cpu0.icache.overall_misses::total 968096 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1806037753 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4386195216 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6192232969 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1806037753 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4386195216 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6192232969 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1806037753 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4386195216 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6192232969 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 34280943 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 8187880 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 2543898 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 45012721 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 34280943 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 8187880 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 2543898 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 45012721 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 34280943 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 8187880 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 2543898 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 45012721 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015422 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015571 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122613 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.021507 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015422 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015571 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122613 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.021507 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015422 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015571 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122613 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.021507 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14165.446390 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14062.149034 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6396.300541 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14165.446390 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14062.149034 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6396.300541 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14165.446390 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14062.149034 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6396.300541 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 3438 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 159 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 178 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 24.647799 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 19.314607 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16494 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 16494 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 16494 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 16494 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 16494 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 16494 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 126543 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 297235 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 423778 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 126543 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 297235 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 423778 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 126543 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 297235 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 423778 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1552948747 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3649949474 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 5202898221 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1552948747 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3649949474 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 5202898221 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1552948747 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3649949474 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 5202898221 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015901 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.116409 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009545 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015901 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.116409 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.009545 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015901 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.116409 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.009545 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12272.103135 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12279.675926 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12277.414639 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12272.103135 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12279.675926 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12277.414639 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12272.103135 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12279.675926 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12277.414639 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16291 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 16291 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 16291 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 16291 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 16291 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 16291 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 127496 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 295624 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 423120 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 127496 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 295624 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 423120 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 127496 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 295624 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 423120 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1550167247 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3614174758 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 5164342005 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1550167247 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3614174758 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 5164342005 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1550167247 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3614174758 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 5164342005 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009400 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.009400 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015571 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.116209 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.009400 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12205.383827 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12205.383827 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12158.555931 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12225.579648 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12205.383827 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 1391788 # number of replacements +system.cpu0.dcache.tags.replacements 1392490 # number of replacements system.cpu0.dcache.tags.tagsinuse 511.997811 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 13285278 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1392300 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 9.541965 # Average number of references to valid blocks. +system.cpu0.dcache.tags.total_refs 13295207 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1393002 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 9.544284 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 249.411553 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 131.959093 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu2.data 130.627166 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.487132 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.257733 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu2.data 0.255131 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 249.168016 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 132.479618 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu2.data 130.350177 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.486656 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.258749 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu2.data 0.254590 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.999996 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::0 177 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::1 266 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 69 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 63261634 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 63261634 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 4082373 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1085171 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 2396693 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7564237 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3213874 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 832734 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 1291048 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 5337656 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 117262 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19372 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 47406 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 184040 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 126440 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21396 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 51446 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 199282 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 7296247 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 1917905 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 3687741 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12901893 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 7296247 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 1917905 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 3687741 # number of overall hits -system.cpu0.dcache.overall_hits::total 12901893 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 722135 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 98671 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 532767 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1353573 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 169009 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 44296 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 596502 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 809807 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9742 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2152 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 6843 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 18737 # number of LoadLockedReq misses +system.cpu0.dcache.tags.tag_accesses 63289936 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 63289936 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 4090319 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1090270 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 2387407 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7567996 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3221527 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 836656 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 1285562 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 5343745 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 117421 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19406 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 47293 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 184120 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 126604 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21447 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 51238 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 199289 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 7311846 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 1926926 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 3672969 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 12911741 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 7311846 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 1926926 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 3672969 # number of overall hits +system.cpu0.dcache.overall_hits::total 12911741 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 721875 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 99348 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 531757 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1352980 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 169301 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 44567 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 593518 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 807386 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9749 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2170 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 6797 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 18716 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu2.data 1 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 891144 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 142967 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 1129269 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2163380 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 891144 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 142967 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 1129269 # number of overall misses -system.cpu0.dcache.overall_misses::total 2163380 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2255676500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9348290769 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11603967269 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1658917259 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18089996474 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 19748913733 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 28489000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 102729249 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 131218249 # number of LoadLockedReq miss cycles +system.cpu0.dcache.demand_misses::cpu0.data 891176 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 143915 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 1125275 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2160366 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 891176 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 143915 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 1125275 # number of overall misses +system.cpu0.dcache.overall_misses::total 2160366 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2256659500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9313664253 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11570323753 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1642839260 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18220741943 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 19863581203 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 28601250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 101979747 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 130580997 # number of LoadLockedReq miss cycles system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 13000 # number of StoreCondReq miss cycles system.cpu0.dcache.StoreCondReq_miss_latency::total 13000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 3914593759 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 27438287243 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 31352881002 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 3914593759 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 27438287243 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 31352881002 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 4804508 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1183842 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 2929460 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 8917810 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 3382883 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 877030 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 1887550 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6147463 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 127004 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21524 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 54249 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 202777 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 126440 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21396 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 51447 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 199283 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 8187391 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 2060872 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 4817010 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 15065273 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 8187391 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 2060872 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 4817010 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 15065273 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.150304 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.083348 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.181865 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.151783 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049960 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.050507 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.316019 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.131730 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076706 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.099981 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.126141 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092402 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000019 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_latency::cpu1.data 3899498760 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 27534406196 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 31433904956 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 3899498760 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 27534406196 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 31433904956 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 4812194 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1189618 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 2919164 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8920976 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 3390828 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 881223 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 1879080 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 6151131 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 127170 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21576 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 54090 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 202836 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 126604 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21447 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 51239 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 199290 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 8203022 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 2070841 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 4798244 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 15072107 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 8203022 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 2070841 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 4798244 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 15072107 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.150010 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.083513 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.182161 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.151663 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049929 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.050574 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.315856 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.131258 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076661 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.100575 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.125661 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092272 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000020 # miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000005 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.108843 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.069372 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.234434 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.143600 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.108843 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.069372 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.234434 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.143600 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 22860.582137 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17546.677570 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 8572.841856 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 37450.723745 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30326.799364 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 24387.185753 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13238.382900 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15012.311705 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7003.162139 # average LoadLockedReq miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.108640 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.069496 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.234518 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.143335 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.108640 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.069496 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.234518 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.143335 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 22714.694810 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17514.887915 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 8551.733029 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36862.235735 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30699.560827 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 24602.335442 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13180.299539 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15003.640871 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6976.971415 # average LoadLockedReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27381.100247 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 24297.388171 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 14492.544538 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 27381.100247 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 24297.388171 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 14492.544538 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 584754 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 852 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 17600 # number of cycles access was blocked +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27095.846576 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 24469.046407 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 14550.268314 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 27095.846576 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 24469.046407 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 14550.268314 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 590264 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 1528 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 18149 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 33.224659 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 121.714286 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 32.523224 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 218.285714 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 835523 # number of writebacks -system.cpu0.dcache.writebacks::total 835523 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 280793 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 280793 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 507370 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 507370 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1423 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1423 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 788163 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 788163 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 788163 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 788163 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 98671 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 251974 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 350645 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 44296 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 89132 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 133428 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2152 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5420 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7572 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 836107 # number of writebacks +system.cpu0.dcache.writebacks::total 836107 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 279755 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 279755 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 504860 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 504860 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1410 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1410 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 784615 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 784615 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 784615 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 784615 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 99348 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 252002 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 351350 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 44567 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 88658 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 133225 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2170 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5387 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7557 # number of LoadLockedReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 1 # number of StoreCondReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 142967 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 341106 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 484073 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 142967 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 341106 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 484073 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2050323500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4260770982 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6311094482 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1561811741 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2625415492 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4187227233 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24184000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 65650250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 89834250 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_misses::cpu1.data 143915 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 340660 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 484575 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 143915 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 340660 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 484575 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2050446500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4236651993 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6287098493 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1545558740 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2630154746 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4175713486 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24259750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 65218003 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 89477753 # number of LoadLockedReq MSHR miss cycles system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 11000 # number of StoreCondReq MSHR miss cycles system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 11000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3612135241 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6886186474 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 10498321715 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3612135241 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6886186474 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 10498321715 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 296522000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 310560000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 607082000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 364175500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 426698000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 790873500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 660697500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 737258000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1397955500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.083348 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.086014 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.039320 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.050507 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.047221 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021705 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.099981 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.099910 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.037342 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000019 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3596005240 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6866806739 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 10462811979 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3596005240 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6866806739 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 10462811979 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 298253500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 315317000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 613570500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 366377000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 431165001 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 797542001 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 664630500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 746482001 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1411112501 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.083513 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.086327 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.039385 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.050574 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.047182 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021659 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.100575 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.099593 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.037257 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000020 # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000005 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.069372 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.070813 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.032132 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.069372 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.070813 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.032132 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20779.393135 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16909.565995 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17998.529801 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35258.527655 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 29455.363865 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31381.923082 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11237.918216 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12112.592251 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11864.005547 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.069496 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.070997 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.032150 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.069496 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.070997 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.032150 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20639.031485 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16811.977655 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17894.118381 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34679.443086 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 29666.299104 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31343.317591 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11179.608295 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12106.553369 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11840.380177 # average LoadLockedReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 25265.517504 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 20187.819839 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21687.476300 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 25265.517504 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20187.819839 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21687.476300 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 24987.007887 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 20157.361413 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21591.728791 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24987.007887 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20157.361413 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21591.728791 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1425,22 +1393,22 @@ system.cpu1.dtb.fetch_hits 0 # IT system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 1203332 # DTB read hits -system.cpu1.dtb.read_misses 1366 # DTB read misses +system.cpu1.dtb.read_hits 1209129 # DTB read hits +system.cpu1.dtb.read_misses 1367 # DTB read misses system.cpu1.dtb.read_acv 34 # DTB read access violations -system.cpu1.dtb.read_accesses 142940 # DTB read accesses -system.cpu1.dtb.write_hits 898898 # DTB write hits -system.cpu1.dtb.write_misses 183 # DTB write misses -system.cpu1.dtb.write_acv 22 # DTB write access violations -system.cpu1.dtb.write_accesses 58529 # DTB write accesses -system.cpu1.dtb.data_hits 2102230 # DTB hits -system.cpu1.dtb.data_misses 1549 # DTB misses -system.cpu1.dtb.data_acv 56 # DTB access violations -system.cpu1.dtb.data_accesses 201469 # DTB accesses -system.cpu1.itb.fetch_hits 859402 # ITB hits -system.cpu1.itb.fetch_misses 692 # ITB misses +system.cpu1.dtb.read_accesses 142945 # DTB read accesses +system.cpu1.dtb.write_hits 903134 # DTB write hits +system.cpu1.dtb.write_misses 185 # DTB write misses +system.cpu1.dtb.write_acv 23 # DTB write access violations +system.cpu1.dtb.write_accesses 58533 # DTB write accesses +system.cpu1.dtb.data_hits 2112263 # DTB hits +system.cpu1.dtb.data_misses 1552 # DTB misses +system.cpu1.dtb.data_acv 57 # DTB access violations +system.cpu1.dtb.data_accesses 201478 # DTB accesses +system.cpu1.itb.fetch_hits 860790 # ITB hits +system.cpu1.itb.fetch_misses 693 # ITB misses system.cpu1.itb.fetch_acv 30 # ITB acv -system.cpu1.itb.fetch_accesses 860094 # ITB accesses +system.cpu1.itb.fetch_accesses 861483 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1453,29 +1421,29 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 953617285 # number of cpu cycles simulated +system.cpu1.numCycles 953612854 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 7956345 # Number of instructions committed -system.cpu1.committedOps 7956345 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 7412681 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 44901 # Number of float alu accesses -system.cpu1.num_func_calls 213028 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1020887 # number of instructions that are conditional controls -system.cpu1.num_int_insts 7412681 # number of integer instructions -system.cpu1.num_fp_insts 44901 # number of float instructions -system.cpu1.num_int_register_reads 10388601 # number of times the integer registers were read -system.cpu1.num_int_register_writes 5388855 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 24208 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 24605 # number of times the floating registers were written -system.cpu1.num_mem_refs 2109439 # number of memory refs -system.cpu1.num_load_insts 1208206 # Number of load instructions -system.cpu1.num_store_insts 901233 # Number of store instructions -system.cpu1.num_idle_cycles 922131579.439540 # Number of idle cycles -system.cpu1.num_busy_cycles 31485705.560460 # Number of busy cycles -system.cpu1.not_idle_fraction 0.033017 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.966983 # Percentage of idle cycles -system.cpu1.Branches 1300702 # Number of branches fetched +system.cpu1.committedInsts 8186270 # Number of instructions committed +system.cpu1.committedOps 8186270 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 7639715 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 45422 # Number of float alu accesses +system.cpu1.num_func_calls 213980 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1089106 # number of instructions that are conditional controls +system.cpu1.num_int_insts 7639715 # number of integer instructions +system.cpu1.num_fp_insts 45422 # number of float instructions +system.cpu1.num_int_register_reads 10757840 # number of times the integer registers were read +system.cpu1.num_int_register_writes 5542682 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 24502 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 24833 # number of times the floating registers were written +system.cpu1.num_mem_refs 2119540 # number of memory refs +system.cpu1.num_load_insts 1214044 # Number of load instructions +system.cpu1.num_store_insts 905496 # Number of store instructions +system.cpu1.num_idle_cycles 923510145.865154 # Number of idle cycles +system.cpu1.num_busy_cycles 30102708.134846 # Number of busy cycles +system.cpu1.not_idle_fraction 0.031567 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.968433 # Percentage of idle cycles +system.cpu1.Branches 1370105 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu1.kern.inst.hwrei 0 # number of hwrei instructions executed @@ -1493,35 +1461,35 @@ system.cpu1.kern.mode_ticks::kernel 0 # nu system.cpu1.kern.mode_ticks::user 0 # number of ticks spent at the given mode system.cpu1.kern.mode_ticks::idle 0 # number of ticks spent at the given mode system.cpu1.kern.swap_context 0 # number of times the context was actually changed -system.cpu2.branchPred.lookups 9131296 # Number of BP lookups -system.cpu2.branchPred.condPredicted 8453261 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 124867 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 7606484 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 6524985 # Number of BTB hits +system.cpu2.branchPred.lookups 9158053 # Number of BP lookups +system.cpu2.branchPred.condPredicted 8481927 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 123683 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 7604727 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 6560922 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 85.781880 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 282035 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 13344 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 86.274261 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 280761 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 13305 # Number of incorrect RAS predictions. system.cpu2.dtb.fetch_hits 0 # ITB hits system.cpu2.dtb.fetch_misses 0 # ITB misses system.cpu2.dtb.fetch_acv 0 # ITB acv system.cpu2.dtb.fetch_accesses 0 # ITB accesses -system.cpu2.dtb.read_hits 3186348 # DTB read hits -system.cpu2.dtb.read_misses 11810 # DTB read misses -system.cpu2.dtb.read_acv 124 # DTB read access violations -system.cpu2.dtb.read_accesses 217745 # DTB read accesses -system.cpu2.dtb.write_hits 2009701 # DTB write hits -system.cpu2.dtb.write_misses 2606 # DTB write misses -system.cpu2.dtb.write_acv 109 # DTB write access violations -system.cpu2.dtb.write_accesses 82375 # DTB write accesses -system.cpu2.dtb.data_hits 5196049 # DTB hits -system.cpu2.dtb.data_misses 14416 # DTB misses -system.cpu2.dtb.data_acv 233 # DTB access violations -system.cpu2.dtb.data_accesses 300120 # DTB accesses -system.cpu2.itb.fetch_hits 370442 # ITB hits -system.cpu2.itb.fetch_misses 5628 # ITB misses -system.cpu2.itb.fetch_acv 253 # ITB acv -system.cpu2.itb.fetch_accesses 376070 # ITB accesses +system.cpu2.dtb.read_hits 3175061 # DTB read hits +system.cpu2.dtb.read_misses 11717 # DTB read misses +system.cpu2.dtb.read_acv 122 # DTB read access violations +system.cpu2.dtb.read_accesses 217137 # DTB read accesses +system.cpu2.dtb.write_hits 2001578 # DTB write hits +system.cpu2.dtb.write_misses 2618 # DTB write misses +system.cpu2.dtb.write_acv 106 # DTB write access violations +system.cpu2.dtb.write_accesses 82142 # DTB write accesses +system.cpu2.dtb.data_hits 5176639 # DTB hits +system.cpu2.dtb.data_misses 14335 # DTB misses +system.cpu2.dtb.data_acv 228 # DTB access violations +system.cpu2.dtb.data_accesses 299279 # DTB accesses +system.cpu2.itb.fetch_hits 368924 # ITB hits +system.cpu2.itb.fetch_misses 5740 # ITB misses +system.cpu2.itb.fetch_acv 243 # ITB acv +system.cpu2.itb.fetch_accesses 374664 # ITB accesses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.read_acv 0 # DTB read access violations @@ -1534,270 +1502,270 @@ system.cpu2.itb.data_hits 0 # DT system.cpu2.itb.data_misses 0 # DTB misses system.cpu2.itb.data_acv 0 # DTB access violations system.cpu2.itb.data_accesses 0 # DTB accesses -system.cpu2.numCycles 31313073 # number of cpu cycles simulated +system.cpu2.numCycles 31279022 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 8328585 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 37006400 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 9131296 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 6807020 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 8851345 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 606644 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 9641968 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 10046 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 1931 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 63228 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 87070 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 340 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 2553376 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 86779 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 27379324 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.351618 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.293970 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 8287542 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 37055340 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 9158053 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 6841683 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 8878582 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 603474 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 9658598 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 9919 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 1948 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 63764 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 87901 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 585 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 2543899 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 85179 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 27382085 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.353269 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.291783 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 18527979 67.67% 67.67% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 269262 0.98% 68.65% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 428968 1.57% 70.22% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 5000608 18.26% 88.49% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 759354 2.77% 91.26% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 165275 0.60% 91.86% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 190932 0.70% 92.56% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 427573 1.56% 94.12% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 1609373 5.88% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 18503503 67.58% 67.58% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 267960 0.98% 68.55% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 427466 1.56% 70.11% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 5038940 18.40% 88.52% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 758703 2.77% 91.29% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 165190 0.60% 91.89% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 190909 0.70% 92.59% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 425900 1.56% 94.14% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 1603514 5.86% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 27379324 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.291613 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.181819 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 8475609 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 9724872 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 8241247 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 308907 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 382752 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 165606 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 12712 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 36612854 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 39749 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 382752 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 8834671 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 2773280 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 5760129 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 8113478 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1269087 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 35472103 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 2436 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 230799 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 444723 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 23769376 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 44394567 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 44338159 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 52651 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 21967508 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 1801868 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 500326 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 58967 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3713170 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 3346051 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 2099971 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 366369 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 258671 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 32979578 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 619087 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 32529976 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 34753 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 2147129 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 1082645 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 436861 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 27379324 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.188122 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.575744 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 27382085 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.292786 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.184671 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 8439244 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 9737555 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 8269995 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 308345 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 381075 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 165536 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 12831 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 36664015 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 39751 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 381075 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 8796739 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 2804819 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 5741072 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 8142606 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1269911 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 35531036 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 2469 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 231647 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 446543 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 23808302 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 44475961 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 44419812 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 52401 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 22020270 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 1788032 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 498319 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 58753 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3705896 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 3335757 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 2091143 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 366529 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 285241 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 33051386 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 616780 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 32598005 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 35098 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 2143170 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 1082478 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 435207 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 27382085 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.190487 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.575531 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 15104518 55.17% 55.17% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3059496 11.17% 66.34% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 1557193 5.69% 72.03% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 5827645 21.28% 93.31% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 904106 3.30% 96.62% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 480512 1.76% 98.37% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 285612 1.04% 99.41% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 141433 0.52% 99.93% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 18809 0.07% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 15085778 55.09% 55.09% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3054879 11.16% 66.25% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 1548873 5.66% 71.91% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 5868849 21.43% 93.34% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 901287 3.29% 96.63% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 476925 1.74% 98.37% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 288026 1.05% 99.42% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 138840 0.51% 99.93% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 18628 0.07% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 27379324 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 27382085 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 32920 13.41% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.41% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 112185 45.69% 59.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 100449 40.91% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 33655 13.83% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.83% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 111431 45.78% 59.60% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 98340 40.40% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.FU_type_0::No_OpClass 2440 0.01% 0.01% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 26864472 82.58% 82.59% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 20045 0.06% 82.65% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 82.65% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 8419 0.03% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 1220 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 82.68% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 3313279 10.19% 92.87% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 2032055 6.25% 99.11% # Type of FU issued -system.cpu2.iq.FU_type_0::IprAccess 288046 0.89% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 26953534 82.68% 82.69% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 19910 0.06% 82.75% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 82.75% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 8410 0.03% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 1220 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 82.78% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 3301438 10.13% 92.91% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 2024047 6.21% 99.12% # Type of FU issued +system.cpu2.iq.FU_type_0::IprAccess 287006 0.88% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 32529976 # Type of FU issued -system.cpu2.iq.rate 1.038862 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 245554 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.007549 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 92485827 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 35635212 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 32132884 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 233756 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 114401 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 110529 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 32651329 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 121761 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 186414 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 32598005 # Type of FU issued +system.cpu2.iq.rate 1.042168 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 243426 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.007468 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 92623863 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 35700994 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 32205742 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 232756 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 114085 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 110215 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 32717888 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 121103 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 185687 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 413956 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 1112 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 3936 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 157547 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 410803 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 1083 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 3827 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 157383 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 4151 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 27254 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 4176 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 27619 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 382752 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 2003866 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 204399 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 34866454 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 220221 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 3346051 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 2099971 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 549960 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 142228 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 1969 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 3936 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 63951 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 128015 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 191966 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 32372492 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 3206448 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 157484 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 381075 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 2023183 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 204607 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 34934170 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 220301 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 3335757 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 2091143 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 547666 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 141469 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2123 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 3827 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 63090 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 127121 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 190211 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 32442083 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 3195032 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 155922 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 1267789 # number of nop insts executed -system.cpu2.iew.exec_refs 5223192 # number of memory reference insts executed -system.cpu2.iew.exec_branches 7564928 # Number of branches executed -system.cpu2.iew.exec_stores 2016744 # Number of stores executed -system.cpu2.iew.exec_rate 1.033833 # Inst execution rate -system.cpu2.iew.wb_sent 32276755 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 32243413 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 18781769 # num instructions producing a value -system.cpu2.iew.wb_consumers 21976070 # num instructions consuming a value +system.cpu2.iew.exec_nop 1266004 # number of nop insts executed +system.cpu2.iew.exec_refs 5203645 # number of memory reference insts executed +system.cpu2.iew.exec_branches 7597485 # Number of branches executed +system.cpu2.iew.exec_stores 2008613 # Number of stores executed +system.cpu2.iew.exec_rate 1.037183 # Inst execution rate +system.cpu2.iew.wb_sent 32348485 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 32315957 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 18839799 # num instructions producing a value +system.cpu2.iew.wb_consumers 22025525 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.029711 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.854646 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.033151 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.855362 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 2322975 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 182226 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 177336 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 26996572 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.203754 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.846865 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 2315429 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 181573 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 175784 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 27001010 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.206363 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.845727 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 16110852 59.68% 59.68% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 2323792 8.61% 68.29% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1227035 4.55% 72.83% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 5572191 20.64% 93.47% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 501625 1.86% 95.33% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 185779 0.69% 96.02% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 177561 0.66% 96.67% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 179863 0.67% 97.34% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 717874 2.66% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 16087817 59.58% 59.58% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 2320535 8.59% 68.18% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1221811 4.53% 72.70% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 5612171 20.79% 93.49% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 500601 1.85% 95.34% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 184383 0.68% 96.02% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 174610 0.65% 96.67% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 192284 0.71% 97.38% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 706798 2.62% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 26996572 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 32497229 # Number of instructions committed -system.cpu2.commit.committedOps 32497229 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 27001010 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 32573021 # Number of instructions committed +system.cpu2.commit.committedOps 32573021 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 4874519 # Number of memory references committed -system.cpu2.commit.loads 2932095 # Number of loads committed -system.cpu2.commit.membars 63814 # Number of memory barriers committed -system.cpu2.commit.branches 7417113 # Number of branches committed -system.cpu2.commit.fp_insts 109328 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 31054650 # Number of committed integer instructions. -system.cpu2.commit.function_calls 228340 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 717874 # number cycles where commit BW limit reached +system.cpu2.commit.refs 4858714 # Number of memory references committed +system.cpu2.commit.loads 2924954 # Number of loads committed +system.cpu2.commit.membars 63567 # Number of memory barriers committed +system.cpu2.commit.branches 7451291 # Number of branches committed +system.cpu2.commit.fp_insts 109021 # Number of committed floating point instructions. +system.cpu2.commit.int_insts 31134232 # Number of committed integer instructions. +system.cpu2.commit.function_calls 227850 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 706798 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 61024976 # The number of ROB reads -system.cpu2.rob.rob_writes 70022633 # The number of ROB writes -system.cpu2.timesIdled 244840 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 3933749 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 1746460059 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 31334430 # Number of Instructions Simulated -system.cpu2.committedOps 31334430 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 31334430 # Number of Instructions Simulated -system.cpu2.cpi 0.999318 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 0.999318 # CPI: Total CPI of All Threads -system.cpu2.ipc 1.000682 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 1.000682 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 42582766 # number of integer regfile reads -system.cpu2.int_regfile_writes 22654603 # number of integer regfile writes -system.cpu2.fp_regfile_reads 67639 # number of floating regfile reads -system.cpu2.fp_regfile_writes 67817 # number of floating regfile writes -system.cpu2.misc_regfile_reads 5361637 # number of misc regfile reads -system.cpu2.misc_regfile_writes 256988 # number of misc regfile writes +system.cpu2.rob.rob_reads 61108801 # The number of ROB reads +system.cpu2.rob.rob_writes 70157468 # The number of ROB writes +system.cpu2.timesIdled 244589 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 3896937 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 1746488839 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 31413101 # Number of Instructions Simulated +system.cpu2.committedOps 31413101 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 31413101 # Number of Instructions Simulated +system.cpu2.cpi 0.995732 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 0.995732 # CPI: Total CPI of All Threads +system.cpu2.ipc 1.004287 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 1.004287 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 42678646 # number of integer regfile reads +system.cpu2.int_regfile_writes 22701958 # number of integer regfile writes +system.cpu2.fp_regfile_reads 67399 # number of floating regfile reads +system.cpu2.fp_regfile_writes 67744 # number of floating regfile writes +system.cpu2.misc_regfile_reads 5400058 # number of misc regfile reads +system.cpu2.misc_regfile_writes 256035 # number of misc regfile writes system.cpu2.kern.inst.arm 0 # number of arm instructions executed system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu2.kern.inst.hwrei 0 # number of hwrei instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt index a0de7ff7f..5f9799ffe 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt @@ -1,137 +1,137 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.526127 # Number of seconds simulated -sim_ticks 2526126762000 # Number of ticks simulated -final_tick 2526126762000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.526170 # Number of seconds simulated +sim_ticks 2526169857500 # Number of ticks simulated +final_tick 2526169857500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 50904 # Simulator instruction rate (inst/s) -host_op_rate 65499 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2132173780 # Simulator tick rate (ticks/s) -host_mem_usage 425424 # Number of bytes of host memory used -host_seconds 1184.77 # Real time elapsed on the host -sim_insts 60309150 # Number of instructions simulated -sim_ops 77600646 # Number of ops (including micro ops) simulated +host_inst_rate 46796 # Simulator instruction rate (inst/s) +host_op_rate 60213 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1960134913 # Simulator tick rate (ticks/s) +host_mem_usage 468616 # Number of bytes of host memory used +host_seconds 1288.77 # Real time elapsed on the host +sim_insts 60309637 # Number of instructions simulated +sim_ops 77601213 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 2752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 2880 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 797888 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093912 # Number of bytes read from this memory -system.physmem.bytes_read::total 129432344 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3783552 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 797632 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9095320 # Number of bytes read from this memory +system.physmem.bytes_read::total 129433624 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 797632 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 797632 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3785024 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6799624 # Number of bytes written to this memory +system.physmem.bytes_written::total 6801096 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 43 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 45 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12467 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142128 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096848 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59118 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 12463 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142150 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096868 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59141 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813136 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47320533 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1089 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 813159 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47319725 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1140 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 315854 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3599943 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51237470 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 315854 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 315854 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1497768 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1193951 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2691719 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1497768 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47320533 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1089 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 315748 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3600439 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51237103 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 315748 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 315748 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1498325 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1193931 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2692256 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1498325 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47319725 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1140 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 315854 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4793894 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53929189 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096848 # Number of read requests accepted -system.physmem.writeReqs 813136 # Number of write requests accepted -system.physmem.readBursts 15096848 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 813136 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 963809856 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 2388416 # Total number of bytes read from write queue -system.physmem.bytesWritten 6900096 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 129432344 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6799624 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 37319 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 705316 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4693 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 943581 # Per bank write bursts -system.physmem.perBankRdBursts::1 943177 # Per bank write bursts -system.physmem.perBankRdBursts::2 939217 # Per bank write bursts -system.physmem.perBankRdBursts::3 939246 # Per bank write bursts -system.physmem.perBankRdBursts::4 943119 # Per bank write bursts -system.physmem.perBankRdBursts::5 943143 # Per bank write bursts -system.physmem.perBankRdBursts::6 939192 # Per bank write bursts -system.physmem.perBankRdBursts::7 938854 # Per bank write bursts -system.physmem.perBankRdBursts::8 943994 # Per bank write bursts -system.physmem.perBankRdBursts::9 943547 # Per bank write bursts -system.physmem.perBankRdBursts::10 939009 # Per bank write bursts -system.physmem.perBankRdBursts::11 937977 # Per bank write bursts -system.physmem.perBankRdBursts::12 943925 # Per bank write bursts -system.physmem.perBankRdBursts::13 943586 # Per bank write bursts -system.physmem.perBankRdBursts::14 939160 # Per bank write bursts -system.physmem.perBankRdBursts::15 938802 # Per bank write bursts -system.physmem.perBankWrBursts::0 6706 # Per bank write bursts -system.physmem.perBankWrBursts::1 6463 # Per bank write bursts -system.physmem.perBankWrBursts::2 6599 # Per bank write bursts -system.physmem.perBankWrBursts::3 6631 # Per bank write bursts -system.physmem.perBankWrBursts::4 6542 # Per bank write bursts -system.physmem.perBankWrBursts::5 6795 # Per bank write bursts -system.physmem.perBankWrBursts::6 6787 # Per bank write bursts -system.physmem.perBankWrBursts::7 6728 # Per bank write bursts -system.physmem.perBankWrBursts::8 7129 # Per bank write bursts -system.physmem.perBankWrBursts::9 6879 # Per bank write bursts -system.physmem.perBankWrBursts::10 6534 # Per bank write bursts -system.physmem.perBankWrBursts::11 6185 # Per bank write bursts -system.physmem.perBankWrBursts::12 7139 # Per bank write bursts -system.physmem.perBankWrBursts::13 6761 # Per bank write bursts -system.physmem.perBankWrBursts::14 7032 # Per bank write bursts -system.physmem.perBankWrBursts::15 6904 # Per bank write bursts +system.physmem.bw_total::cpu.inst 315748 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4794370 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53929359 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096868 # Number of read requests accepted +system.physmem.writeReqs 813159 # Number of write requests accepted +system.physmem.readBursts 15096868 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 813159 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 960809152 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 5390400 # Total number of bytes read from write queue +system.physmem.bytesWritten 6824768 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 129433624 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6801096 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 84225 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706499 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4674 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 943297 # Per bank write bursts +system.physmem.perBankRdBursts::1 937033 # Per bank write bursts +system.physmem.perBankRdBursts::2 936962 # Per bank write bursts +system.physmem.perBankRdBursts::3 936535 # Per bank write bursts +system.physmem.perBankRdBursts::4 942693 # Per bank write bursts +system.physmem.perBankRdBursts::5 936569 # Per bank write bursts +system.physmem.perBankRdBursts::6 936319 # Per bank write bursts +system.physmem.perBankRdBursts::7 936043 # Per bank write bursts +system.physmem.perBankRdBursts::8 943596 # Per bank write bursts +system.physmem.perBankRdBursts::9 936992 # Per bank write bursts +system.physmem.perBankRdBursts::10 936414 # Per bank write bursts +system.physmem.perBankRdBursts::11 935912 # Per bank write bursts +system.physmem.perBankRdBursts::12 943556 # Per bank write bursts +system.physmem.perBankRdBursts::13 937007 # Per bank write bursts +system.physmem.perBankRdBursts::14 937039 # Per bank write bursts +system.physmem.perBankRdBursts::15 936676 # Per bank write bursts +system.physmem.perBankWrBursts::0 6606 # Per bank write bursts +system.physmem.perBankWrBursts::1 6375 # Per bank write bursts +system.physmem.perBankWrBursts::2 6521 # Per bank write bursts +system.physmem.perBankWrBursts::3 6552 # Per bank write bursts +system.physmem.perBankWrBursts::4 6461 # Per bank write bursts +system.physmem.perBankWrBursts::5 6711 # Per bank write bursts +system.physmem.perBankWrBursts::6 6720 # Per bank write bursts +system.physmem.perBankWrBursts::7 6668 # Per bank write bursts +system.physmem.perBankWrBursts::8 7045 # Per bank write bursts +system.physmem.perBankWrBursts::9 6826 # Per bank write bursts +system.physmem.perBankWrBursts::10 6497 # Per bank write bursts +system.physmem.perBankWrBursts::11 6136 # Per bank write bursts +system.physmem.perBankWrBursts::12 7072 # Per bank write bursts +system.physmem.perBankWrBursts::13 6672 # Per bank write bursts +system.physmem.perBankWrBursts::14 6956 # Per bank write bursts +system.physmem.perBankWrBursts::15 6819 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2526125654500 # Total gap between requests +system.physmem.totGap 2526168741500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 38 # Read request sizes (log2) system.physmem.readPktSize::3 14942208 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 154602 # Read request sizes (log2) +system.physmem.readPktSize::6 154622 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 754018 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 59118 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1175583 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1121241 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1077080 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3628602 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2607512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2594359 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2599949 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 53287 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 57711 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 21124 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 20900 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 20768 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20375 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20258 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20166 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 91 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 7 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59141 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1044851 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 985737 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 938636 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 947948 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 933228 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 933834 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2717841 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2709185 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3589675 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 37568 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 33871 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 34960 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 32201 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 30053 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 21726 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 21191 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 119 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 11 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see @@ -144,619 +144,147 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4767 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4894 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5081 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5199 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4872 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4884 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4830 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4806 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4793 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4788 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4794 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4795 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4787 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4809 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4821 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4801 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4805 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5153 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 65 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 85983 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 11289.547748 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 1006.032615 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16787.302098 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 23431 27.25% 27.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14045 16.33% 43.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 2670 3.11% 46.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2200 2.56% 49.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1296 1.51% 50.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1149 1.34% 52.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 926 1.08% 53.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 910 1.06% 54.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 583 0.68% 54.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 573 0.67% 55.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 527 0.61% 56.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 540 0.63% 56.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 283 0.33% 57.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 315 0.37% 57.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 148 0.17% 57.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 512 0.60% 58.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 103 0.12% 58.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 143 0.17% 58.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 77 0.09% 58.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 250 0.29% 58.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 57 0.07% 59.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 507 0.59% 59.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 36 0.04% 59.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 193 0.22% 59.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 17 0.02% 59.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 103 0.12% 60.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 18 0.02% 60.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 71 0.08% 60.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 17 0.02% 60.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 58 0.07% 60.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 16 0.02% 60.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 468 0.54% 60.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 10 0.01% 60.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 32 0.04% 60.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 13 0.02% 60.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 249 0.29% 61.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 8 0.01% 61.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 28 0.03% 61.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 7 0.01% 61.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 30 0.03% 61.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 8 0.01% 61.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 18 0.02% 61.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 6 0.01% 61.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 116 0.13% 61.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 10 0.01% 61.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 18 0.02% 61.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 4 0.00% 61.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 420 0.49% 61.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 7 0.01% 61.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 24 0.03% 61.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 6 0.01% 61.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 25 0.03% 61.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 6 0.01% 61.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 21 0.02% 62.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 6 0.01% 62.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 157 0.18% 62.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 5 0.01% 62.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 17 0.02% 62.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 9 0.01% 62.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 20 0.02% 62.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 11 0.01% 62.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 15 0.02% 62.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 13 0.02% 62.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 363 0.42% 62.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 9 0.01% 62.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 13 0.02% 62.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 7 0.01% 62.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 108 0.13% 62.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 18 0.02% 62.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 14 0.02% 62.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 12 0.01% 62.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 161 0.19% 63.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 8 0.01% 63.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 15 0.02% 63.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 2 0.00% 63.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 23 0.03% 63.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 6 0.01% 63.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 14 0.02% 63.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 4 0.00% 63.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 356 0.41% 63.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 5 0.01% 63.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 11 0.01% 63.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 11 0.01% 63.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 163 0.19% 63.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 2 0.00% 63.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 16 0.02% 63.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 2 0.00% 63.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 50 0.06% 63.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 6 0.01% 63.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 13 0.02% 63.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5831 4 0.00% 63.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 197 0.23% 64.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5959 3 0.00% 64.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 9 0.01% 64.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6087 7 0.01% 64.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 223 0.26% 64.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6215 4 0.00% 64.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6279 13 0.02% 64.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 5 0.01% 64.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 140 0.16% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6471 2 0.00% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 8 0.01% 64.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 2 0.00% 64.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 88 0.10% 64.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6727 2 0.00% 64.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 14 0.02% 64.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6855 3 0.00% 64.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 158 0.18% 64.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 6 0.01% 64.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 14 0.02% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7111 1 0.00% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 345 0.40% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 1 0.00% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7303 5 0.01% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 8 0.01% 65.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 13 0.02% 65.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7495 4 0.00% 65.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7559 18 0.02% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 6 0.01% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 141 0.16% 65.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 2 0.00% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7815 6 0.01% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 41 0.05% 65.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8007 2 0.00% 65.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 10 0.01% 65.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 399 0.46% 66.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8263 1 0.00% 66.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 36 0.04% 66.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8583 2 0.00% 66.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 130 0.15% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8903 2 0.00% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 5 0.01% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9095 1 0.00% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 341 0.40% 66.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9351 3 0.00% 66.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 145 0.17% 66.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9543 1 0.00% 66.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9607 2 0.00% 66.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 78 0.09% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9799 2 0.00% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9863 3 0.00% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 133 0.15% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 2 0.00% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10119 3 0.00% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 212 0.25% 67.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10375 2 0.00% 67.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 150 0.17% 67.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10688-10695 1 0.00% 67.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 41 0.05% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10887 1 0.00% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10951 2 0.00% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 153 0.18% 67.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11143 4 0.00% 67.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 349 0.41% 68.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 8 0.01% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11655 3 0.00% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 141 0.16% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11911 3 0.00% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11968-11975 1 0.00% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 94 0.11% 68.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12096-12103 2 0.00% 68.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12167 4 0.00% 68.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 334 0.39% 68.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12352-12359 1 0.00% 68.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 13 0.02% 68.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12679 3 0.00% 68.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12736-12743 1 0.00% 68.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 141 0.16% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12864-12871 1 0.00% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 6 0.01% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13127 1 0.00% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13191 2 0.00% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 399 0.46% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13376-13383 1 0.00% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13447 1 0.00% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 94 0.11% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13760-13767 2 0.00% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 2 0.00% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13959 3 0.00% 69.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14016-14023 1 0.00% 69.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 214 0.25% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14144-14151 2 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 4 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14279 1 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 420 0.49% 70.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 5 0.01% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14727 1 0.00% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 22 0.03% 70.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14983 1 0.00% 70.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 141 0.16% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15175 1 0.00% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15239 1 0.00% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 335 0.39% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15431 1 0.00% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15495 1 0.00% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15559 1 0.00% 71.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 80 0.09% 71.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15815 2 0.00% 71.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 5 0.01% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15936-15943 2 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16007 2 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16071 1 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 143 0.17% 71.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16263 6 0.01% 71.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 673 0.78% 72.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16512-16519 1 0.00% 72.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 144 0.17% 72.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 7 0.01% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16960-16967 2 0.00% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17024-17031 1 0.00% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 81 0.09% 72.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17280-17287 2 0.00% 72.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 336 0.39% 72.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17536-17543 2 0.00% 72.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 135 0.16% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17728-17735 1 0.00% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17792-17799 4 0.00% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 25 0.03% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18048-18055 1 0.00% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18112-18119 1 0.00% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 6 0.01% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18240-18247 1 0.00% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18304-18311 2 0.00% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 419 0.49% 73.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18560-18567 2 0.00% 73.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 214 0.25% 73.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18752-18759 1 0.00% 73.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 4 0.00% 73.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19072-19079 1 0.00% 73.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 97 0.11% 73.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19264-19271 2 0.00% 73.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 2 0.00% 73.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 391 0.45% 74.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19584-19591 1 0.00% 74.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 10 0.01% 74.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19840-19847 3 0.00% 74.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19904-19911 1 0.00% 74.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 139 0.16% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20032-20039 1 0.00% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20160-20167 2 0.00% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 13 0.02% 74.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20359 4 0.00% 74.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 331 0.38% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20608-20615 1 0.00% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20672-20679 1 0.00% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 94 0.11% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20800-20807 1 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20864-20871 1 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20928-20935 2 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 142 0.17% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21120-21127 2 0.00% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21184-21191 1 0.00% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 13 0.02% 75.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21376-21383 2 0.00% 75.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 343 0.40% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21632-21639 3 0.00% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21696-21703 1 0.00% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 150 0.17% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21888-21895 1 0.00% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21952-21959 1 0.00% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 38 0.04% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22080-22087 1 0.00% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22144-22151 3 0.00% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 148 0.17% 76.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22400-22407 2 0.00% 76.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22464-22471 1 0.00% 76.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 208 0.24% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22656-22663 1 0.00% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22720-22727 2 0.00% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 129 0.15% 76.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22848-22855 1 0.00% 76.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 76 0.09% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23104-23111 1 0.00% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23168-23175 2 0.00% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 148 0.17% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 1 0.00% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23488-23495 1 0.00% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 338 0.39% 77.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 10 0.01% 77.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23936-23943 2 0.00% 77.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 128 0.15% 77.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24128-24135 1 0.00% 77.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24256-24263 2 0.00% 77.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 34 0.04% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24448-24455 4 0.00% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24512-24519 1 0.00% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 281 0.33% 77.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24640-24647 2 0.00% 77.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24704-24711 3 0.00% 77.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24768-24775 1 0.00% 77.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 36 0.04% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24960-24967 1 0.00% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 132 0.15% 77.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25152-25159 1 0.00% 77.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25216-25223 1 0.00% 77.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 9 0.01% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 2 0.00% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25536-25543 1 0.00% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 331 0.38% 78.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25728-25735 1 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25792-25799 1 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 146 0.17% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25920-25927 1 0.00% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25984-25991 1 0.00% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 78 0.09% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26176-26183 1 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26240-26247 2 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26304-26311 1 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 128 0.15% 78.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26432-26439 1 0.00% 78.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26496-26503 6 0.01% 78.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26560-26567 1 0.00% 78.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 207 0.24% 78.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26688-26695 1 0.00% 78.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26752-26759 3 0.00% 78.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26816-26823 1 0.00% 78.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 146 0.17% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26944-26951 3 0.00% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27008-27015 1 0.00% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 38 0.04% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27264-27271 1 0.00% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 151 0.18% 79.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27456-27463 1 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27520-27527 3 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27584-27591 2 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 337 0.39% 79.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27712-27719 1 0.00% 79.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27840-27847 2 0.00% 79.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 13 0.02% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27968-27975 1 0.00% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28032-28039 1 0.00% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 141 0.16% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28224-28231 1 0.00% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28288-28295 1 0.00% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 97 0.11% 79.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28544-28551 5 0.01% 79.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28608-28615 4 0.00% 79.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 328 0.38% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28800-28807 1 0.00% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28864-28871 1 0.00% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 12 0.01% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29056-29063 2 0.00% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29120-29127 1 0.00% 80.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 141 0.16% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29312-29319 1 0.00% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 7 0.01% 80.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29568-29575 3 0.00% 80.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 399 0.46% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29824-29831 1 0.00% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29888-29895 2 0.00% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 90 0.10% 81.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30144-30151 2 0.00% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 5 0.01% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30336-30343 1 0.00% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30400-30407 1 0.00% 81.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 214 0.25% 81.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30528-30535 1 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30592-30599 3 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30656-30663 1 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 415 0.48% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30848-30855 2 0.00% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 5 0.01% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31040-31047 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31104-31111 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31168-31175 3 0.00% 81.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 21 0.02% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31360-31367 2 0.00% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31424-31431 1 0.00% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 138 0.16% 82.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 3 0.00% 82.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 338 0.39% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31872-31879 2 0.00% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31936-31943 1 0.00% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 78 0.09% 82.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32192-32199 1 0.00% 82.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 9 0.01% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32384-32391 1 0.00% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32448-32455 2 0.00% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 145 0.17% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32576-32583 1 0.00% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32640-32647 1 0.00% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 671 0.78% 83.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32960-32967 1 0.00% 83.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 141 0.16% 83.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33152-33159 1 0.00% 83.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 7 0.01% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33344-33351 1 0.00% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33408-33415 4 0.00% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 85 0.10% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33600-33607 2 0.00% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33664-33671 1 0.00% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33728-33735 1 0.00% 83.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 348 0.40% 84.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 136 0.16% 84.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 21 0.02% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34368-34375 1 0.00% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34432-34439 3 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34496-34503 2 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 8 0.01% 84.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34688-34695 2 0.00% 84.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 412 0.48% 84.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 212 0.25% 85.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 5 0.01% 85.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35456-35463 3 0.00% 85.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 91 0.11% 85.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 392 0.46% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35904-35911 1 0.00% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35968-35975 2 0.00% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 8 0.01% 85.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 140 0.16% 85.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36480-36487 4 0.00% 85.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36544-36551 1 0.00% 85.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 12 0.01% 85.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 327 0.38% 86.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36928-36935 1 0.00% 86.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 90 0.10% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37248-37255 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37312-37319 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 141 0.16% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37440-37447 1 0.00% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37504-37511 3 0.00% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 10 0.01% 86.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37696-37703 1 0.00% 86.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37760-37767 1 0.00% 86.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 334 0.39% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37952-37959 1 0.00% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38080-38087 1 0.00% 86.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 149 0.17% 87.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38272-38279 1 0.00% 87.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 37 0.04% 87.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 2 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38592-38599 1 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 150 0.17% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38784-38791 1 0.00% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38848-38855 1 0.00% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 205 0.24% 87.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 127 0.15% 87.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 76 0.09% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39552-39559 2 0.00% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39616-39623 1 0.00% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 146 0.17% 88.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 330 0.38% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40000-40007 1 0.00% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40064-40071 1 0.00% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 7 0.01% 88.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40384-40391 1 0.00% 88.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 132 0.15% 88.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40576-40583 4 0.00% 88.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 37 0.04% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40896-40903 1 0.00% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 277 0.32% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41088-41095 1 0.00% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41152-41159 1 0.00% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 34 0.04% 88.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 128 0.15% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41600-41607 1 0.00% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 10 0.01% 89.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41856-41863 1 0.00% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41920-41927 1 0.00% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 332 0.39% 89.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 142 0.17% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42368-42375 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42432-42439 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 76 0.09% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42624-42631 2 0.00% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42688-42695 1 0.00% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 131 0.15% 89.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42816-42823 1 0.00% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42880-42887 2 0.00% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 208 0.24% 90.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 145 0.17% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43392-43399 1 0.00% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43456-43463 1 0.00% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 36 0.04% 90.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43648-43655 2 0.00% 90.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 152 0.18% 90.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43840-43847 1 0.00% 90.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 340 0.40% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44160-44167 1 0.00% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44224-44231 1 0.00% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 8 0.01% 91.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44416-44423 2 0.00% 91.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 144 0.17% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44608-44615 2 0.00% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44672-44679 2 0.00% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 94 0.11% 91.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 328 0.38% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45184-45191 3 0.00% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 12 0.01% 91.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45376-45383 1 0.00% 91.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 141 0.16% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45632-45639 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 11 0.01% 91.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45952-45959 1 0.00% 91.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 393 0.46% 92.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46272-46279 1 0.00% 92.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 91 0.11% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46464-46471 1 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46528-46535 1 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 4 0.00% 92.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46720-46727 2 0.00% 92.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 211 0.25% 92.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47040-47047 2 0.00% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 416 0.48% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47168-47175 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47232-47239 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47296-47303 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 4 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47488-47495 2 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47552-47559 1 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 32 0.04% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47744-47751 1 0.00% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47808-47815 2 0.00% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 141 0.16% 93.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47936-47943 1 0.00% 93.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 335 0.39% 93.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 1 0.00% 93.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 74 0.09% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48512-48519 1 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 4 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48768-48775 71 0.08% 93.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 140 0.16% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 4 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 2 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 1 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5017 5.83% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49280-49287 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49408-49415 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49600-49607 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49792-49799 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50240-50247 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50304-50311 3 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50368-50375 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50432-50439 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50560-50567 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50624-50631 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50688-50695 4 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50752-50759 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50880-50887 2 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51008-51015 3 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51072-51079 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51136-51143 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51200-51207 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51328-51335 2 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51392-51399 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51456-51463 2 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51520-51527 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51968-51975 2 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 85983 # Bytes accessed per row activation -system.physmem.totQLat 365185132750 # Total ticks spent queuing -system.physmem.totMemAccLat 457949856500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 75297645000 # Total ticks spent in databus transfers -system.physmem.totBankLat 17467078750 # Total ticks spent accessing banks -system.physmem.avgQLat 24249.44 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1159.87 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1817 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1873 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5586 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5682 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5776 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5810 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5802 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6376 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6039 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5895 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6697 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6177 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5729 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5648 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 730 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 681 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 684 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 587 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 630 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 595 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 576 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 583 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 547 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 567 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 540 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 538 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 536 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 544 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 949853 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1012.832967 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 998.129194 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 95.600820 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 4614 0.49% 0.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3555 0.37% 0.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1868 0.20% 1.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1270 0.13% 1.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 998 0.11% 1.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 697 0.07% 1.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 628 0.07% 1.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 802 0.08% 1.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 935421 98.48% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 949853 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5541 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 2709.372676 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 121858.968991 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-524287 5537 99.93% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::524288-1.04858e+06 2 0.04% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2.09715e+06-2.62144e+06 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8.38861e+06-8.9129e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5541 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5541 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 19.245082 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.302826 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 7.619957 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3691 66.61% 66.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 16 0.29% 66.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 178 3.21% 70.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1008 18.19% 88.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 44 0.79% 89.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 25 0.45% 89.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 20 0.36% 89.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 16 0.29% 90.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 5 0.09% 90.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 2 0.04% 90.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 1 0.02% 90.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 1 0.02% 90.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.02% 90.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 2 0.04% 90.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 1 0.02% 90.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 143 2.58% 93.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 305 5.50% 98.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 21 0.38% 98.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 14 0.25% 99.15% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 20 0.36% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 15 0.27% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 5 0.09% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 3 0.05% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 1 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 3 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5541 # Writes before turning the bus around for reads +system.physmem.totQLat 571195583500 # Total ticks spent queuing +system.physmem.totMemAccLat 674382869750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 75063215000 # Total ticks spent in databus transfers +system.physmem.totBankLat 28124071250 # Total ticks spent accessing banks +system.physmem.avgQLat 38047.64 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1873.36 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30409.31 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 381.54 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.73 # Average achieved write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44921.00 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 380.34 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.70 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 51.24 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.69 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 3.00 # Data bus utilization in percentage -system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads +system.physmem.busUtil 2.99 # Data bus utilization in percentage +system.physmem.busUtilRead 2.97 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 14.56 # Average write queue length when enqueuing -system.physmem.readRowHits 14988012 # Number of row buffer hits during reads -system.physmem.writeRowHits 93348 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.53 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 86.58 # Row buffer hit rate for writes -system.physmem.avgGap 158776.13 # Average gap between requests -system.physmem.pageHitRate 99.43 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.53 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.avgRdQLen 7.11 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.53 # Average write queue length when enqueuing +system.physmem.readRowHits 14041195 # Number of row buffer hits during reads +system.physmem.writeRowHits 91389 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.53 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.68 # Row buffer hit rate for writes +system.physmem.avgGap 158778.41 # Average gap between requests +system.physmem.pageHitRate 93.47 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.34 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory @@ -769,58 +297,58 @@ system.realview.nvmem.bw_inst_read::cpu.inst 25 system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 54878485 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16149469 # Transaction distribution -system.membus.trans_dist::ReadResp 16149469 # Transaction distribution +system.membus.throughput 54878638 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16149508 # Transaction distribution +system.membus.trans_dist::ReadResp 16149508 # Transaction distribution system.membus.trans_dist::WriteReq 763349 # Transaction distribution system.membus.trans_dist::WriteResp 763349 # Transaction distribution -system.membus.trans_dist::Writeback 59118 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4690 # Transaction distribution +system.membus.trans_dist::Writeback 59141 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4671 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4693 # Transaction distribution -system.membus.trans_dist::ReadExReq 131452 # Transaction distribution -system.membus.trans_dist::ReadExResp 131452 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4674 # Transaction distribution +system.membus.trans_dist::ReadExReq 131433 # Transaction distribution +system.membus.trans_dist::ReadExResp 131433 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383044 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 2 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3760 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1885820 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4272628 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1885845 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4272653 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 29884416 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 29884416 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34157044 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 34157069 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390454 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 64 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7520 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16694304 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19092346 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16697056 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19095098 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 119537664 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 119537664 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 138630010 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 138630010 # Total data (bytes) +system.membus.tot_pkt_size::total 138632762 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 138632762 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1486866000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1487078000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3686500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3653000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17361359500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17362845500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4731205438 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4737809043 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 33737720957 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 37210156152 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.iobus.throughput 48266825 # Throughput (bytes/s) +system.iobus.throughput 48266001 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 16125556 # Transaction distribution system.iobus.trans_dist::ReadResp 16125556 # Transaction distribution system.iobus.trans_dist::WriteReq 8174 # Transaction distribution @@ -930,18 +458,18 @@ system.iobus.reqLayer25.occupancy 14942208000 # La system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) system.iobus.respLayer0.occupancy 2374870000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 40922322043 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) +system.iobus.respLayer1.occupancy 37245686848 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 14743416 # Number of BP lookups -system.cpu.branchPred.condPredicted 11827380 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 704687 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9504018 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7655579 # Number of BTB hits +system.cpu.branchPred.lookups 14755327 # Number of BP lookups +system.cpu.branchPred.condPredicted 11837490 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 706705 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9530563 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7665782 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.550973 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1397368 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72480 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 80.433674 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1400618 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72971 # Number of incorrect RAS predictions. system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -965,9 +493,9 @@ system.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 system.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.checker.dtb.inst_hits 0 # ITB inst hits system.cpu.checker.dtb.inst_misses 0 # ITB inst misses -system.cpu.checker.dtb.read_hits 14987484 # DTB read hits -system.cpu.checker.dtb.read_misses 7307 # DTB read misses -system.cpu.checker.dtb.write_hits 11227618 # DTB write hits +system.cpu.checker.dtb.read_hits 14987589 # DTB read hits +system.cpu.checker.dtb.read_misses 7306 # DTB read misses +system.cpu.checker.dtb.write_hits 11227681 # DTB write hits system.cpu.checker.dtb.write_misses 2191 # DTB write misses system.cpu.checker.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA @@ -978,12 +506,12 @@ system.cpu.checker.dtb.align_faults 0 # Nu system.cpu.checker.dtb.prefetch_faults 180 # Number of TLB faults due to prefetch system.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.checker.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions -system.cpu.checker.dtb.read_accesses 14994791 # DTB read accesses -system.cpu.checker.dtb.write_accesses 11229809 # DTB write accesses +system.cpu.checker.dtb.read_accesses 14994895 # DTB read accesses +system.cpu.checker.dtb.write_accesses 11229872 # DTB write accesses system.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.checker.dtb.hits 26215102 # DTB hits -system.cpu.checker.dtb.misses 9498 # DTB misses -system.cpu.checker.dtb.accesses 26224600 # DTB accesses +system.cpu.checker.dtb.hits 26215270 # DTB hits +system.cpu.checker.dtb.misses 9497 # DTB misses +system.cpu.checker.dtb.accesses 26224767 # DTB accesses system.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1005,7 +533,7 @@ system.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.checker.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.checker.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.checker.itb.inst_hits 61483125 # ITB inst hits +system.cpu.checker.itb.inst_hits 61483612 # ITB inst hits system.cpu.checker.itb.inst_misses 4473 # ITB inst misses system.cpu.checker.itb.read_hits 0 # DTB read hits system.cpu.checker.itb.read_misses 0 # DTB read misses @@ -1022,11 +550,11 @@ system.cpu.checker.itb.domain_faults 0 # Nu system.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.checker.itb.read_accesses 0 # DTB read accesses system.cpu.checker.itb.write_accesses 0 # DTB write accesses -system.cpu.checker.itb.inst_accesses 61487598 # ITB inst accesses -system.cpu.checker.itb.hits 61483125 # DTB hits +system.cpu.checker.itb.inst_accesses 61488085 # ITB inst accesses +system.cpu.checker.itb.hits 61483612 # DTB hits system.cpu.checker.itb.misses 4473 # DTB misses -system.cpu.checker.itb.accesses 61487598 # DTB accesses -system.cpu.checker.numCycles 77886440 # number of cpu cycles simulated +system.cpu.checker.itb.accesses 61488085 # DTB accesses +system.cpu.checker.numCycles 77887007 # number of cpu cycles simulated system.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits @@ -1052,25 +580,25 @@ system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DT system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51180405 # DTB read hits -system.cpu.dtb.read_misses 65067 # DTB read misses -system.cpu.dtb.write_hits 11700451 # DTB write hits -system.cpu.dtb.write_misses 15748 # DTB write misses +system.cpu.dtb.read_hits 51187284 # DTB read hits +system.cpu.dtb.read_misses 65383 # DTB read misses +system.cpu.dtb.write_hits 11703682 # DTB write hits +system.cpu.dtb.write_misses 15916 # DTB write misses system.cpu.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 3477 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2401 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 399 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 3484 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2464 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 408 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1377 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51245472 # DTB read accesses -system.cpu.dtb.write_accesses 11716199 # DTB write accesses +system.cpu.dtb.perms_faults 1363 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51252667 # DTB read accesses +system.cpu.dtb.write_accesses 11719598 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 62880856 # DTB hits -system.cpu.dtb.misses 80815 # DTB misses -system.cpu.dtb.accesses 62961671 # DTB accesses +system.cpu.dtb.hits 62890966 # DTB hits +system.cpu.dtb.misses 81299 # DTB misses +system.cpu.dtb.accesses 62972265 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1092,8 +620,8 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.inst_hits 11521970 # ITB inst hits -system.cpu.itb.inst_misses 11115 # ITB inst misses +system.cpu.itb.inst_hits 11527099 # ITB inst hits +system.cpu.itb.inst_misses 11249 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -1102,114 +630,114 @@ system.cpu.itb.flush_tlb 4 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2502 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2504 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2960 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2978 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 11533085 # ITB inst accesses -system.cpu.itb.hits 11521970 # DTB hits -system.cpu.itb.misses 11115 # DTB misses -system.cpu.itb.accesses 11533085 # DTB accesses -system.cpu.numCycles 477047952 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 11538348 # ITB inst accesses +system.cpu.itb.hits 11527099 # DTB hits +system.cpu.itb.misses 11249 # DTB misses +system.cpu.itb.accesses 11538348 # DTB accesses +system.cpu.numCycles 477119451 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 29756603 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 90277136 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14743416 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9052947 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 20141800 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4650225 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 121200 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 98195863 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2631 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 87675 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 2688966 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 386 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 11518528 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 709932 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5147 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 154198551 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.729959 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.081572 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 29745347 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 90343663 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14755327 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9066400 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 20160515 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 4659374 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 121718 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 98274067 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2638 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 88444 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 2690508 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 430 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 11523637 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 709778 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5230 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 154294046 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.730147 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.081756 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 134072201 86.95% 86.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1305405 0.85% 87.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1710070 1.11% 88.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2294026 1.49% 90.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2104673 1.36% 91.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1102818 0.72% 92.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2555300 1.66% 94.13% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 746086 0.48% 94.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8307972 5.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 134149007 86.94% 86.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1305162 0.85% 87.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1712027 1.11% 88.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2298089 1.49% 90.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2109453 1.37% 91.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1103374 0.72% 92.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2555030 1.66% 94.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 746204 0.48% 94.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8315700 5.39% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 154198551 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.030906 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.189241 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 31769851 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 100064901 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18067338 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1262749 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3033712 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1957542 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 172175 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 107250920 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 570386 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3033712 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 33504513 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 38619180 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 55176666 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 17578446 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6286034 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 102244327 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 450 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 980082 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4063460 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 782 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 106315700 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 473686161 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 432563323 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 10440 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 78727135 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 27588564 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1170552 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1076872 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12591466 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 19711121 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13300191 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1936389 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2436828 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 95079446 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983827 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 122895781 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 165904 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 18895197 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 47144933 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501515 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 154198551 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.796997 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.515893 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 154294046 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.030926 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.189352 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 31777956 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 100129696 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 18080387 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1265250 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3040757 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1958128 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 172070 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 107328179 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 570705 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3040757 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 33516419 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 38693091 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 55142047 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 17591419 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6310313 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 102323009 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 472 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1000039 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4066050 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 733 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 106393961 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 474042454 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 432890289 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 10421 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 78727775 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 27666185 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1171025 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1077190 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12642564 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 19725934 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13308899 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1965192 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2472766 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 95138203 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1987496 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 122932074 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 165549 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 18954995 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 47273204 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 505173 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 154294046 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.796739 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.515436 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 109876529 71.26% 71.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14361592 9.31% 80.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 6875815 4.46% 85.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5666847 3.68% 88.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12323021 7.99% 96.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2802995 1.82% 98.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1694666 1.10% 99.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 469725 0.30% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 127361 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 109928517 71.25% 71.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 14405522 9.34% 80.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 6874407 4.46% 85.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5677816 3.68% 88.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12311103 7.98% 96.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2805861 1.82% 98.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1693952 1.10% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 468083 0.30% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 128785 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 154198551 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 154294046 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 61834 0.70% 0.70% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 3 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 61713 0.70% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 4 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.70% # attempts to use FU when none available @@ -1237,437 +765,436 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.70% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.70% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8368136 94.62% 95.32% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 413820 4.68% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8365366 94.65% 95.35% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 411034 4.65% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 28518 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 57946622 47.15% 47.17% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93414 0.08% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 24 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 17 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 19 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52506141 42.72% 89.98% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12318913 10.02% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 57971139 47.16% 47.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93360 0.08% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 25 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 18 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 19 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52513425 42.72% 89.98% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12323457 10.02% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 122895781 # Type of FU issued -system.cpu.iq.rate 0.257617 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8843793 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071962 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 409057037 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 115975062 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85458771 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23247 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12478 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10297 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 131698673 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12383 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 624051 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 122932074 # Type of FU issued +system.cpu.iq.rate 0.257655 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8838117 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071894 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409219406 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 116097301 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85490758 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 23382 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12446 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10288 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 131729199 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12474 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 624027 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4056444 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6518 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 30236 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1568197 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4071144 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6793 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 30196 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1576838 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34108054 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 680529 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107946 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 680806 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3033712 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 30168583 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 433803 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 97285878 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 203457 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 19711121 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13300191 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1411588 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 113159 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3352 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 30236 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 349021 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 270487 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 619508 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 120819447 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 51867420 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2076334 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3040757 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 30225758 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 434257 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 97346977 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 205962 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 19725934 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13308899 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1415361 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 113324 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3429 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 30196 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 351437 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 270055 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 621492 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 120854906 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 51874598 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2077168 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 222605 # number of nop insts executed -system.cpu.iew.exec_refs 64079545 # number of memory reference insts executed -system.cpu.iew.exec_branches 11817660 # Number of branches executed -system.cpu.iew.exec_stores 12212125 # Number of stores executed -system.cpu.iew.exec_rate 0.253265 # Inst execution rate -system.cpu.iew.wb_sent 119878750 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85469068 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47006672 # num instructions producing a value -system.cpu.iew.wb_consumers 87538881 # num instructions consuming a value +system.cpu.iew.exec_nop 221278 # number of nop insts executed +system.cpu.iew.exec_refs 64090111 # number of memory reference insts executed +system.cpu.iew.exec_branches 11821235 # Number of branches executed +system.cpu.iew.exec_stores 12215513 # Number of stores executed +system.cpu.iew.exec_rate 0.253301 # Inst execution rate +system.cpu.iew.wb_sent 119911072 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85501046 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47029089 # num instructions producing a value +system.cpu.iew.wb_consumers 87607932 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.179162 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.536980 # average fanout of values written-back +system.cpu.iew.wb_rate 0.179203 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.536813 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 18642428 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1482312 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 534972 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 151164839 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.514346 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.491788 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 18687715 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1482323 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 537083 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 151253289 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.514049 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.489960 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 122735782 81.19% 81.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 14630083 9.68% 90.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3890528 2.57% 93.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2132680 1.41% 94.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1607271 1.06% 95.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 973341 0.64% 96.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1599818 1.06% 97.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 715537 0.47% 98.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2879799 1.91% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 122784132 81.18% 81.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 14644365 9.68% 90.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3917692 2.59% 93.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2132798 1.41% 94.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1620432 1.07% 95.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 975760 0.65% 96.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1598249 1.06% 97.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 715459 0.47% 98.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2864402 1.89% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 151164839 # Number of insts commited each cycle -system.cpu.commit.committedInsts 60459531 # Number of instructions committed -system.cpu.commit.committedOps 77751027 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 151253289 # Number of insts commited each cycle +system.cpu.commit.committedInsts 60460018 # Number of instructions committed +system.cpu.commit.committedOps 77751594 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27386671 # Number of memory references committed -system.cpu.commit.loads 15654677 # Number of loads committed -system.cpu.commit.membars 403573 # Number of memory barriers committed -system.cpu.commit.branches 10306328 # Number of branches committed +system.cpu.commit.refs 27386851 # Number of memory references committed +system.cpu.commit.loads 15654790 # Number of loads committed +system.cpu.commit.membars 403577 # Number of memory barriers committed +system.cpu.commit.branches 10306380 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 69191102 # Number of committed integer instructions. -system.cpu.commit.function_calls 991248 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2879799 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 69191623 # Number of committed integer instructions. +system.cpu.commit.function_calls 991253 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2864402 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 242830080 # The number of ROB reads -system.cpu.rob.rob_writes 195907164 # The number of ROB writes -system.cpu.timesIdled 1776346 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 322849401 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4575122538 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 60309150 # Number of Instructions Simulated -system.cpu.committedOps 77600646 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 60309150 # Number of Instructions Simulated -system.cpu.cpi 7.910043 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.910043 # CPI: Total CPI of All Threads -system.cpu.ipc 0.126422 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.126422 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 548535748 # number of integer regfile reads -system.cpu.int_regfile_writes 87515633 # number of integer regfile writes -system.cpu.fp_regfile_reads 8349 # number of floating regfile reads -system.cpu.fp_regfile_writes 2926 # number of floating regfile writes -system.cpu.misc_regfile_reads 268179441 # number of misc regfile reads -system.cpu.misc_regfile_writes 1173225 # number of misc regfile writes -system.cpu.toL2Bus.throughput 58877700 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2658609 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2658608 # Transaction distribution +system.cpu.rob.rob_reads 242979782 # The number of ROB reads +system.cpu.rob.rob_writes 196005989 # The number of ROB writes +system.cpu.timesIdled 1777234 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 322825405 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4575137230 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 60309637 # Number of Instructions Simulated +system.cpu.committedOps 77601213 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 60309637 # Number of Instructions Simulated +system.cpu.cpi 7.911164 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.911164 # CPI: Total CPI of All Threads +system.cpu.ipc 0.126404 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.126404 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 548698002 # number of integer regfile reads +system.cpu.int_regfile_writes 87552826 # number of integer regfile writes +system.cpu.fp_regfile_reads 8408 # number of floating regfile reads +system.cpu.fp_regfile_writes 2932 # number of floating regfile writes +system.cpu.misc_regfile_reads 268236665 # number of misc regfile reads +system.cpu.misc_regfile_writes 1173235 # number of misc regfile writes +system.cpu.toL2Bus.throughput 58867266 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2659080 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2659079 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 763349 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 763349 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 607534 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2957 # Transaction distribution -system.cpu.toL2Bus.trans_dist::SCUpgradeReq 12 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2969 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 246101 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 246101 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1963183 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5795840 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 30059 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 127673 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7916755 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 62784704 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 85494778 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 40536 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 211580 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 148531598 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 148531598 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 200936 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3128807668 # Layer occupancy (ticks) +system.cpu.toL2Bus.trans_dist::Writeback 607635 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2959 # Transaction distribution +system.cpu.toL2Bus.trans_dist::SCUpgradeReq 16 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2975 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 246069 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 246069 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1961962 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5796085 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 30498 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 129069 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7917614 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 62744960 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 85505466 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 40992 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 214572 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 148505990 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 148505990 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 202724 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3129185667 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1475592252 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1474638965 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2550083892 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2549207556 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 19930988 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 20255489 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 74876053 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 75530794 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 981505 # number of replacements -system.cpu.icache.tags.tagsinuse 511.575357 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 10456797 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 982017 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 10.648285 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 6907075250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.575357 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.999171 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.999171 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 980897 # number of replacements +system.cpu.icache.tags.tagsinuse 511.570903 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 10462766 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 981409 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 10.660964 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 6958078250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.570903 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.999162 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.999162 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 219 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 160 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 133 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 217 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 161 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 12500448 # Number of tag accesses -system.cpu.icache.tags.data_accesses 12500448 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 10456797 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 10456797 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 10456797 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 10456797 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 10456797 # number of overall hits -system.cpu.icache.overall_hits::total 10456797 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1061602 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1061602 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1061602 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1061602 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1061602 # number of overall misses -system.cpu.icache.overall_misses::total 1061602 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14273209676 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14273209676 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14273209676 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14273209676 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14273209676 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14273209676 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 11518399 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 11518399 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 11518399 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 11518399 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 11518399 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 11518399 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.092166 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.092166 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.092166 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.092166 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.092166 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.092166 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13444.972481 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13444.972481 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13444.972481 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13444.972481 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13444.972481 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13444.972481 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 6382 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 12504958 # Number of tag accesses +system.cpu.icache.tags.data_accesses 12504958 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 10462766 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 10462766 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 10462766 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 10462766 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 10462766 # number of overall hits +system.cpu.icache.overall_hits::total 10462766 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060743 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060743 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060743 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060743 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060743 # number of overall misses +system.cpu.icache.overall_misses::total 1060743 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14268635888 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14268635888 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14268635888 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14268635888 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14268635888 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14268635888 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 11523509 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 11523509 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 11523509 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 11523509 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 11523509 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 11523509 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.092050 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.092050 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.092050 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.092050 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.092050 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.092050 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13451.548479 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13451.548479 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13451.548479 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13451.548479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13451.548479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13451.548479 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 7798 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 332 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 344 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 19.222892 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 22.668605 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79552 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79552 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79552 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79552 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79552 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79552 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 982050 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 982050 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 982050 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 982050 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 982050 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 982050 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11590658741 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11590658741 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11590658741 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11590658741 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11590658741 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11590658741 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 8870000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 8870000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 8870000 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 8870000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085259 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.085259 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.085259 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11802.513865 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11802.513865 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11802.513865 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11802.513865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11802.513865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11802.513865 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79293 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 79293 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 79293 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 79293 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 79293 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 79293 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 981450 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 981450 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 981450 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 981450 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 981450 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 981450 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11587546773 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11587546773 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11587546773 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11587546773 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11587546773 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11587546773 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 9345000 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 9345000 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 9345000 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 9345000 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085169 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.085169 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.085169 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11806.558432 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11806.558432 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11806.558432 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11806.558432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11806.558432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11806.558432 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 64371 # number of replacements -system.cpu.l2cache.tags.tagsinuse 51367.805522 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1886658 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 129763 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 14.539260 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 2490785434500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 36937.207333 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 28.555690 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000373 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 8169.178837 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 6232.863288 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.563617 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000436 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 64391 # number of replacements +system.cpu.l2cache.tags.tagsinuse 51374.630920 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1887139 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 129786 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 14.540390 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 2490832751500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 36918.668159 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 31.305745 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000374 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 8179.061871 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 6245.594773 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.563334 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000478 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124652 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.095106 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.783811 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 21 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65371 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 20 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 355 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3048 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6928 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55002 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000320 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997482 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 18785683 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 18785683 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52852 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10132 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 968531 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 386919 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1418434 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607534 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607534 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 40 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 40 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 9 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 9 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112876 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112876 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 52852 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10132 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 968531 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 499795 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1531310 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 52852 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10132 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 968531 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 499795 # number of overall hits -system.cpu.l2cache.overall_hits::total 1531310 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 43 # number of ReadReq misses +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124803 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.095300 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.783915 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 23 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65372 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 23 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3052 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6933 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54996 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000351 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997498 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 18788998 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 18788998 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 53598 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10246 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967912 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 386978 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1418734 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607635 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607635 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 46 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 46 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 13 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 13 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 112878 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112878 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 53598 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 10246 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967912 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 499856 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1531612 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 53598 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 10246 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967912 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 499856 # number of overall hits +system.cpu.l2cache.overall_hits::total 1531612 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 45 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12359 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10705 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23109 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2917 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2917 # number of UpgradeReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12357 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10744 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23148 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2913 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2913 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133225 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133225 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 43 # number of demand (read+write) misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133191 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133191 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 45 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12359 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143930 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156334 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 43 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 12357 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143935 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156339 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 45 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12359 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143930 # number of overall misses -system.cpu.l2cache.overall_misses::total 156334 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3808750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 158000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 901494000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 813359500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1718820250 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 465980 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 465980 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9840326977 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9840326977 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3808750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 158000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 901494000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10653686477 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11559147227 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3808750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 158000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 901494000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10653686477 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11559147227 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52895 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10134 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 980890 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397624 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1441543 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607534 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607534 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2957 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2957 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 12 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 12 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246101 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246101 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52895 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10134 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 980890 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643725 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1687644 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52895 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10134 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 980890 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643725 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1687644 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000813 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000197 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012600 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026922 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.016031 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986473 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986473 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.250000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.250000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541343 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541343 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000813 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000197 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012600 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223589 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.092634 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000813 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000197 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012600 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223589 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.092634 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88575.581395 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 79000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72942.309248 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75979.402149 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 74378.824268 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 159.746315 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 159.746315 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73862.465581 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73862.465581 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88575.581395 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 79000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72942.309248 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74019.915772 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73938.792758 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88575.581395 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 79000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72942.309248 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74019.915772 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73938.792758 # average overall miss latency +system.cpu.l2cache.overall_misses::cpu.inst 12357 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143935 # number of overall misses +system.cpu.l2cache.overall_misses::total 156339 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3974500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 412000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 905251250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 810262998 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1719900748 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 510978 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 510978 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9827066492 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9827066492 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3974500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 412000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 905251250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10637329490 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11546967240 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3974500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 412000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 905251250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10637329490 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11546967240 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 53643 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10248 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 980269 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397722 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1441882 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607635 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607635 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2959 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2959 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 16 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 16 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246069 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246069 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 53643 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 10248 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 980269 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643791 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1687951 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 53643 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 10248 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 980269 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643791 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1687951 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000839 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000195 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012606 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.027014 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.016054 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.984454 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.984454 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.187500 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.187500 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541275 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541275 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000839 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000195 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012606 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223574 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.092621 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000839 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000195 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012606 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223574 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.092621 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88322.222222 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 206000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73258.173505 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75415.394453 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 74300.187835 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 175.412976 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 175.412976 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73781.760720 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73781.760720 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88322.222222 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 206000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73258.173505 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73903.702991 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73858.520523 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88322.222222 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 206000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73258.173505 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73903.702991 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73858.520523 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1676,109 +1203,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59118 # number of writebacks -system.cpu.l2cache.writebacks::total 59118 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 13 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 67 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 59141 # number of writebacks +system.cpu.l2cache.writebacks::total 59141 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 65 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 80 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 67 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 65 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 80 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 67 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 65 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 80 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 43 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 45 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12346 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10638 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 23029 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2917 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2917 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12342 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10679 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23068 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2913 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2913 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133225 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133225 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 43 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133191 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133191 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 45 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12346 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143863 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156254 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 43 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12342 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143870 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156259 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 45 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12346 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143863 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156254 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3278250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 133500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 745356250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 676470750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1425238750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29172917 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29172917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12342 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143870 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156259 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3417500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 387500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 749197750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 673040498 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1426043248 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29132913 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29132913 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 30003 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 30003 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8180809023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8180809023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3278250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 133500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 745356250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8857279773 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9606047773 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3278250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 133500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 745356250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8857279773 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9606047773 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 6336999 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166942244250 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166948581249 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 17449661616 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 17449661616 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 6336999 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 184391905866 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184398242865 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026754 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015975 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986473 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986473 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.250000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223485 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.092587 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223485 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.092587 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 66750 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60372.286571 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63590.031021 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61888.868383 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8170239508 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8170239508 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3417500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 387500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 749197750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8843280006 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9596282756 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3417500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 387500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 749197750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8843280006 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9596282756 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 6814499 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166942562250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166949376749 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 17458567530 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 17458567530 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 6814499 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 184401129780 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184407944279 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026850 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015999 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.984454 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.984454 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.187500 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.187500 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541275 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541275 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223473 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.092573 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223473 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.092573 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 193750 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60703.107276 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63024.674408 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61819.110803 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61405.960015 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61405.960015 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 66750 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60372.286571 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61567.461912 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61477.131933 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 66750 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60372.286571 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61567.461912 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61477.131933 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61342.279193 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61342.279193 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 193750 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60703.107276 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61467.157893 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61412.672268 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 193750 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60703.107276 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61467.157893 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61412.672268 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1788,168 +1315,168 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 643213 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.993295 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 21506846 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 643725 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 33.409990 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 42602250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.993295 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 643279 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.993228 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 21514190 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 643791 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 33.417973 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 43094250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.993228 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999987 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999987 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 196 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 299 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 20 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 101509393 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 101509393 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 13753990 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13753990 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7259407 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7259407 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 242755 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 242755 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 247595 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247595 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21013397 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21013397 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21013397 # number of overall hits -system.cpu.dcache.overall_hits::total 21013397 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 736321 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 736321 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2962815 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2962815 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13522 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13522 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 12 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 12 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3699136 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3699136 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3699136 # number of overall misses -system.cpu.dcache.overall_misses::total 3699136 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10001713308 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10001713308 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 140180267525 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 140180267525 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 184727500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 184727500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 193503 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 193503 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 150181980833 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 150181980833 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 150181980833 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 150181980833 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14490311 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14490311 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10222222 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222222 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256277 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256277 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 247607 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247607 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24712533 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24712533 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24712533 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24712533 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050815 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050815 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289841 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289841 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052763 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052763 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000048 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000048 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.149687 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.149687 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.149687 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.149687 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13583.360121 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13583.360121 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47313.202993 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47313.202993 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13661.255731 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13661.255731 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16125.250000 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16125.250000 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 40599.205012 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 40599.205012 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 40599.205012 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 40599.205012 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 30576 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 27091 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2628 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 288 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.634703 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 94.065972 # average number of cycles each access was blocked +system.cpu.dcache.tags.tag_accesses 101537487 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 101537487 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 13760648 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13760648 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7259865 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7259865 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242998 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242998 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 247594 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247594 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 21020513 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21020513 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21020513 # number of overall hits +system.cpu.dcache.overall_hits::total 21020513 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 736359 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 736359 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2962417 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2962417 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13527 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13527 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 16 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 16 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3698776 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3698776 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3698776 # number of overall misses +system.cpu.dcache.overall_misses::total 3698776 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9982812336 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9982812336 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 139744433579 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 139744433579 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 185287000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 185287000 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 245503 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 245503 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 149727245915 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 149727245915 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 149727245915 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 149727245915 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14497007 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14497007 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222282 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222282 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256525 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256525 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 247610 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247610 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 24719289 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24719289 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24719289 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24719289 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050794 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050794 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289800 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289800 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052732 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052732 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000065 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000065 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.149631 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.149631 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.149631 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.149631 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13556.991000 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13556.991000 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47172.438444 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47172.438444 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13697.567827 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13697.567827 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15343.937500 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15343.937500 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 40480.214513 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 40480.214513 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 40480.214513 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 40480.214513 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 31777 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 23524 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2637 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 274 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 12.050436 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 85.854015 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607534 # number of writebacks -system.cpu.dcache.writebacks::total 607534 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350801 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 350801 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2713841 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2713841 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1334 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1334 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3064642 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3064642 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3064642 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3064642 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385520 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385520 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248974 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 248974 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12188 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12188 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 12 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 12 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634494 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634494 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634494 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634494 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4971012627 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4971012627 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11323926285 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11323926285 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 145258250 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 145258250 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 169497 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 169497 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16294938912 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 16294938912 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16294938912 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 16294938912 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182335926750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182335926750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26847444003 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26847444003 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 209183370753 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 209183370753 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026605 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026605 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024356 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024356 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047558 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047558 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000048 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000048 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025675 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025675 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025675 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025675 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12894.305424 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12894.305424 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45482.364765 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45482.364765 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11918.136692 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11918.136692 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 14124.750000 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14124.750000 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25681.785662 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 25681.785662 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25681.785662 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 25681.785662 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 607635 # number of writebacks +system.cpu.dcache.writebacks::total 607635 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350728 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 350728 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2713476 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2713476 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1349 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1349 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3064204 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3064204 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3064204 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3064204 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385631 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385631 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248941 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 248941 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12178 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12178 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 16 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 16 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 634572 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634572 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634572 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634572 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4967633608 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4967633608 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11307381788 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11307381788 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 145644250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 145644250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 213497 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 213497 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16275015396 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 16275015396 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16275015396 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 16275015396 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182336207250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182336207250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26867769000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26867769000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 209203976250 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 209203976250 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026601 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026601 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047473 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047473 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000065 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000065 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025671 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025671 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025671 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025671 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12881.831616 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12881.831616 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45421.934466 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45421.934466 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11959.619806 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11959.619806 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13343.562500 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13343.562500 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25647.232144 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25647.232144 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25647.232144 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 25647.232144 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1973,10 +1500,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1499139103043 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1499139103043 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1499139103043 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1499139103043 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1715151162848 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1715151162848 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1715151162848 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1715151162848 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt index d9a1ddbd2..7d13ac1ec 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt @@ -1,156 +1,156 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.605623 # Number of seconds simulated -sim_ticks 2605623216500 # Number of ticks simulated -final_tick 2605623216500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.605649 # Number of seconds simulated +sim_ticks 2605649343000 # Number of ticks simulated +final_tick 2605649343000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 60428 # Simulator instruction rate (inst/s) -host_op_rate 77810 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2507107577 # Simulator tick rate (ticks/s) -host_mem_usage 430512 # Number of bytes of host memory used -host_seconds 1039.29 # Real time elapsed on the host -sim_insts 62801984 # Number of instructions simulated -sim_ops 80867321 # Number of ops (including micro ops) simulated +host_inst_rate 57764 # Simulator instruction rate (inst/s) +host_op_rate 74374 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2397402056 # Simulator tick rate (ticks/s) +host_mem_usage 474764 # Number of bytes of host memory used +host_seconds 1086.86 # Real time elapsed on the host +sim_insts 62781325 # Number of instructions simulated +sim_ops 80834116 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 832 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 1024 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 395008 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4350396 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 426880 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 5253880 # Number of bytes read from this memory -system.physmem.bytes_read::total 131538740 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 395008 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 426880 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 821888 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 4261184 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 383680 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 5448188 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 960 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 438080 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4125688 # Number of bytes read from this memory +system.physmem.bytes_read::total 131508276 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 383680 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 438080 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 821760 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4229952 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory -system.physmem.bytes_written::total 7290320 # Number of bytes written to this memory +system.physmem.bytes_written::total 7259088 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 13 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 16 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 6172 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 68049 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6670 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 82120 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15301859 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 66581 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu0.inst 5995 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 85202 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 15 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 6845 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 64492 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15301383 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 66093 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory -system.physmem.num_writes::total 823865 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 46480446 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 319 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 823377 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 46479979 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 393 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 151598 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1669618 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 418 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 163830 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 2016362 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50482640 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 151598 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 163830 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 315429 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1635380 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 147249 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 2090914 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 368 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 168127 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1583363 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 50470443 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 147249 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 168127 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 315376 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1623377 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 6524 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 1156014 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2797918 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1635380 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 46480446 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 319 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 1156002 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2785904 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1623377 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 46479979 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 393 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 151598 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 1676143 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 418 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 163830 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 3172376 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53280558 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15301859 # Number of read requests accepted -system.physmem.writeReqs 823865 # Number of write requests accepted -system.physmem.readBursts 15301859 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 823865 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 976840512 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 2478464 # Total number of bytes read from write queue -system.physmem.bytesWritten 7393984 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 131538740 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7290320 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 38726 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 708315 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 14211 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 956322 # Per bank write bursts -system.physmem.perBankRdBursts::1 955904 # Per bank write bursts -system.physmem.perBankRdBursts::2 952374 # Per bank write bursts -system.physmem.perBankRdBursts::3 952254 # Per bank write bursts -system.physmem.perBankRdBursts::4 956762 # Per bank write bursts -system.physmem.perBankRdBursts::5 955994 # Per bank write bursts -system.physmem.perBankRdBursts::6 951679 # Per bank write bursts -system.physmem.perBankRdBursts::7 951390 # Per bank write bursts -system.physmem.perBankRdBursts::8 956653 # Per bank write bursts -system.physmem.perBankRdBursts::9 956558 # Per bank write bursts -system.physmem.perBankRdBursts::10 951325 # Per bank write bursts -system.physmem.perBankRdBursts::11 950816 # Per bank write bursts -system.physmem.perBankRdBursts::12 956256 # Per bank write bursts -system.physmem.perBankRdBursts::13 956091 # Per bank write bursts -system.physmem.perBankRdBursts::14 951432 # Per bank write bursts -system.physmem.perBankRdBursts::15 951323 # Per bank write bursts -system.physmem.perBankWrBursts::0 7131 # Per bank write bursts -system.physmem.perBankWrBursts::1 6969 # Per bank write bursts -system.physmem.perBankWrBursts::2 7487 # Per bank write bursts -system.physmem.perBankWrBursts::3 7380 # Per bank write bursts -system.physmem.perBankWrBursts::4 7843 # Per bank write bursts -system.physmem.perBankWrBursts::5 7402 # Per bank write bursts -system.physmem.perBankWrBursts::6 7084 # Per bank write bursts -system.physmem.perBankWrBursts::7 7084 # Per bank write bursts -system.physmem.perBankWrBursts::8 7461 # Per bank write bursts -system.physmem.perBankWrBursts::9 7519 # Per bank write bursts -system.physmem.perBankWrBursts::10 6987 # Per bank write bursts -system.physmem.perBankWrBursts::11 6657 # Per bank write bursts -system.physmem.perBankWrBursts::12 7185 # Per bank write bursts -system.physmem.perBankWrBursts::13 7089 # Per bank write bursts -system.physmem.perBankWrBursts::14 7212 # Per bank write bursts -system.physmem.perBankWrBursts::15 7041 # Per bank write bursts +system.physmem.bw_total::cpu0.inst 147249 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2097438 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 368 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 168127 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2739365 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53256346 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15301383 # Number of read requests accepted +system.physmem.writeReqs 823377 # Number of write requests accepted +system.physmem.readBursts 15301383 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 823377 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 973889408 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 5399104 # Total number of bytes read from write queue +system.physmem.bytesWritten 7284800 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 131508276 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7259088 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 84361 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 709522 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 14082 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 956098 # Per bank write bursts +system.physmem.perBankRdBursts::1 950020 # Per bank write bursts +system.physmem.perBankRdBursts::2 950090 # Per bank write bursts +system.physmem.perBankRdBursts::3 949980 # Per bank write bursts +system.physmem.perBankRdBursts::4 956223 # Per bank write bursts +system.physmem.perBankRdBursts::5 949119 # Per bank write bursts +system.physmem.perBankRdBursts::6 948884 # Per bank write bursts +system.physmem.perBankRdBursts::7 948711 # Per bank write bursts +system.physmem.perBankRdBursts::8 956337 # Per bank write bursts +system.physmem.perBankRdBursts::9 950158 # Per bank write bursts +system.physmem.perBankRdBursts::10 948908 # Per bank write bursts +system.physmem.perBankRdBursts::11 948900 # Per bank write bursts +system.physmem.perBankRdBursts::12 955944 # Per bank write bursts +system.physmem.perBankRdBursts::13 949314 # Per bank write bursts +system.physmem.perBankRdBursts::14 949393 # Per bank write bursts +system.physmem.perBankRdBursts::15 948943 # Per bank write bursts +system.physmem.perBankWrBursts::0 7119 # Per bank write bursts +system.physmem.perBankWrBursts::1 7037 # Per bank write bursts +system.physmem.perBankWrBursts::2 7071 # Per bank write bursts +system.physmem.perBankWrBursts::3 7168 # Per bank write bursts +system.physmem.perBankWrBursts::4 7696 # Per bank write bursts +system.physmem.perBankWrBursts::5 7220 # Per bank write bursts +system.physmem.perBankWrBursts::6 7070 # Per bank write bursts +system.physmem.perBankWrBursts::7 6913 # Per bank write bursts +system.physmem.perBankWrBursts::8 7415 # Per bank write bursts +system.physmem.perBankWrBursts::9 7415 # Per bank write bursts +system.physmem.perBankWrBursts::10 6887 # Per bank write bursts +system.physmem.perBankWrBursts::11 6788 # Per bank write bursts +system.physmem.perBankWrBursts::12 7071 # Per bank write bursts +system.physmem.perBankWrBursts::13 6872 # Per bank write bursts +system.physmem.perBankWrBursts::14 7197 # Per bank write bursts +system.physmem.perBankWrBursts::15 6886 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2605622062000 # Total gap between requests +system.physmem.totGap 2605648115500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 109 # Read request sizes (log2) system.physmem.readPktSize::3 15138816 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 162934 # Read request sizes (log2) +system.physmem.readPktSize::6 162458 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 757284 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 66581 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1184108 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1129171 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1082709 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3674312 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2649053 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2636381 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2643445 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 56452 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 60541 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 21670 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 21240 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 21122 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20880 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20711 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20560 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20478 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 196 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 93 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 5 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 5 # What read queue length does an incoming req see +system.physmem.writePktSize::6 66093 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1062706 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 998935 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 950903 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 959607 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 945820 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 946342 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2754714 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2746120 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3637640 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 38272 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 34182 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 34523 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 32360 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 30630 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 22253 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 21644 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 254 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 101 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 6 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -161,609 +161,149 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 5109 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5790 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 5234 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5460 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5588 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5210 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5203 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5223 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5160 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5157 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5138 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5130 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5143 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5144 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5140 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5173 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5156 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5520 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 156 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 71 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 91489 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 10757.948868 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 916.821036 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16539.903542 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 25786 28.18% 28.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14910 16.30% 44.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 3164 3.46% 47.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2339 2.56% 50.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1506 1.65% 52.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1246 1.36% 53.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 1021 1.12% 54.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 1185 1.30% 55.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 667 0.73% 56.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 658 0.72% 57.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 602 0.66% 58.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 572 0.63% 58.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 315 0.34% 58.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 283 0.31% 59.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 170 0.19% 59.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 580 0.63% 60.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 115 0.13% 60.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 145 0.16% 60.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 84 0.09% 60.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 210 0.23% 60.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 59 0.06% 60.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 551 0.60% 61.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 52 0.06% 61.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 273 0.30% 61.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 29 0.03% 61.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 104 0.11% 61.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 17 0.02% 61.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 169 0.18% 62.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 21 0.02% 62.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 56 0.06% 62.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 21 0.02% 62.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 399 0.44% 62.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 9 0.01% 62.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 43 0.05% 62.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 10 0.01% 62.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 57 0.06% 62.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 5 0.01% 62.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 24 0.03% 62.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 13 0.01% 62.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 166 0.18% 63.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 7 0.01% 63.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 16 0.02% 63.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 4 0.00% 63.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 30 0.03% 63.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 6 0.01% 63.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 23 0.03% 63.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 4 0.00% 63.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 317 0.35% 63.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 3 0.00% 63.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 20 0.02% 63.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 11 0.01% 63.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 167 0.18% 63.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 13 0.01% 63.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 17 0.02% 63.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 7 0.01% 63.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 159 0.17% 63.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 8 0.01% 63.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 17 0.02% 63.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 11 0.01% 63.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 119 0.13% 64.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 7 0.01% 64.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 21 0.02% 64.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 9 0.01% 64.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 498 0.54% 64.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 8 0.01% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 12 0.01% 64.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 9 0.01% 64.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 21 0.02% 64.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 17 0.02% 64.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 15 0.02% 64.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 10 0.01% 64.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 32 0.03% 64.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 2 0.00% 64.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 10 0.01% 64.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 9 0.01% 64.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 144 0.16% 64.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 10 0.01% 64.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 10 0.01% 64.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 5 0.01% 64.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 298 0.33% 65.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 8 0.01% 65.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 12 0.01% 65.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 6 0.01% 65.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 14 0.02% 65.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 7 0.01% 65.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 8 0.01% 65.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 5 0.01% 65.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 74 0.08% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 2 0.00% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 15 0.02% 65.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5831 4 0.00% 65.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 253 0.28% 65.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5959 4 0.00% 65.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 13 0.01% 65.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6087 13 0.01% 65.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 396 0.43% 66.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6215 4 0.00% 66.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6279 10 0.01% 66.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 4 0.00% 66.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 85 0.09% 66.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6471 5 0.01% 66.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 8 0.01% 66.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 5 0.01% 66.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 103 0.11% 66.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6727 8 0.01% 66.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 22 0.02% 66.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6855 2 0.00% 66.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 29 0.03% 66.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 4 0.00% 66.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 7 0.01% 66.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7111 3 0.00% 66.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 296 0.32% 66.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 3 0.00% 66.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7303 7 0.01% 66.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 10 0.01% 66.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 167 0.18% 67.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7495 5 0.01% 67.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7559 11 0.01% 67.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 5 0.01% 67.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 20 0.02% 67.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 1 0.00% 67.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7815 5 0.01% 67.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 73 0.08% 67.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8007 3 0.00% 67.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 9 0.01% 67.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 634 0.69% 67.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8320-8327 2 0.00% 67.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 75 0.08% 67.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8583 2 0.00% 67.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 13 0.01% 68.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8839 1 0.00% 68.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 157 0.17% 68.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9024-9031 1 0.00% 68.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9095 2 0.00% 68.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9152-9159 1 0.00% 68.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 285 0.31% 68.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 15 0.02% 68.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9543 1 0.00% 68.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9607 1 0.00% 68.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 93 0.10% 68.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9799 1 0.00% 68.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9863 1 0.00% 68.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 77 0.08% 68.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 1 0.00% 68.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10119 4 0.00% 68.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 396 0.43% 69.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10375 2 0.00% 69.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10432-10439 1 0.00% 69.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 200 0.22% 69.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10688-10695 1 0.00% 69.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 71 0.08% 69.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10816-10823 1 0.00% 69.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10887 1 0.00% 69.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10951 1 0.00% 69.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 10 0.01% 69.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11143 1 0.00% 69.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 289 0.32% 69.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11335 1 0.00% 69.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11399 1 0.00% 69.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 139 0.15% 69.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11584-11591 1 0.00% 69.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 14 0.02% 69.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 10 0.01% 69.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12167 5 0.01% 69.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12231 2 0.00% 69.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 463 0.51% 70.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12352-12359 1 0.00% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12487 1 0.00% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 93 0.10% 70.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12608-12615 1 0.00% 70.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12679 1 0.00% 70.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 146 0.16% 70.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12864-12871 1 0.00% 70.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12928-12935 1 0.00% 70.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12992-12999 1 0.00% 70.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 146 0.16% 70.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13127 1 0.00% 70.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13191 1 0.00% 70.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 294 0.32% 71.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 17 0.02% 71.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13639 1 0.00% 71.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13703 1 0.00% 71.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 141 0.15% 71.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13959 1 0.00% 71.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 14 0.02% 71.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 3 0.00% 71.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 345 0.38% 71.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14407 1 0.00% 71.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14464-14471 2 0.00% 71.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14528-14535 1 0.00% 71.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 78 0.09% 71.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14663 1 0.00% 71.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14727 2 0.00% 71.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 78 0.09% 71.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14983 3 0.00% 71.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 81 0.09% 72.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15175 1 0.00% 72.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15239 1 0.00% 72.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15303 2 0.00% 72.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 392 0.43% 72.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 92 0.10% 72.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15815 1 0.00% 72.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 13 0.01% 72.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15936-15943 1 0.00% 72.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16007 1 0.00% 72.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 74 0.08% 72.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16199 1 0.00% 72.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16263 10 0.01% 72.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 676 0.74% 73.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 76 0.08% 73.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 13 0.01% 73.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16960-16967 2 0.00% 73.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 98 0.11% 73.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17216-17223 1 0.00% 73.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17280-17287 2 0.00% 73.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17344-17351 1 0.00% 73.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 394 0.43% 74.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17472-17479 4 0.00% 74.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17536-17543 1 0.00% 74.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17600-17607 2 0.00% 74.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 80 0.09% 74.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17728-17735 1 0.00% 74.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17792-17799 1 0.00% 74.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17856-17863 1 0.00% 74.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 77 0.08% 74.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18112-18119 1 0.00% 74.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 83 0.09% 74.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18304-18311 3 0.00% 74.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 341 0.37% 74.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 14 0.02% 74.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18816-18823 2 0.00% 74.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 141 0.15% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19072-19079 1 0.00% 74.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 23 0.03% 74.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 2 0.00% 74.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 287 0.31% 75.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19520-19527 3 0.00% 75.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19584-19591 3 0.00% 75.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19648-19655 1 0.00% 75.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 144 0.16% 75.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19776-19783 2 0.00% 75.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 144 0.16% 75.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20160-20167 1 0.00% 75.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 97 0.11% 75.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20288-20295 1 0.00% 75.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20359 3 0.00% 75.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 470 0.51% 76.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20544-20551 1 0.00% 76.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20672-20679 1 0.00% 76.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 10 0.01% 76.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 16 0.02% 76.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21056-21063 1 0.00% 76.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21120-21127 1 0.00% 76.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 142 0.16% 76.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21376-21383 4 0.00% 76.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21440-21447 3 0.00% 76.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 283 0.31% 76.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 9 0.01% 76.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21824-21831 1 0.00% 76.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21888-21895 1 0.00% 76.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 72 0.08% 76.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22144-22151 2 0.00% 76.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 194 0.21% 77.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22400-22407 3 0.00% 77.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22464-22471 1 0.00% 77.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 387 0.42% 77.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22592-22599 2 0.00% 77.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22656-22663 1 0.00% 77.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22720-22727 2 0.00% 77.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 79 0.09% 77.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22848-22855 1 0.00% 77.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22976-22983 2 0.00% 77.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 89 0.10% 77.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23104-23111 1 0.00% 77.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23168-23175 2 0.00% 77.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 21 0.02% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 1 0.00% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 286 0.31% 77.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23680-23687 2 0.00% 77.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 151 0.17% 78.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 13 0.01% 78.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24256-24263 2 0.00% 78.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 73 0.08% 78.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24384-24391 1 0.00% 78.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24448-24455 6 0.01% 78.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 527 0.58% 78.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24704-24711 2 0.00% 78.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24768-24775 1 0.00% 78.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 73 0.08% 78.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24896-24903 1 0.00% 78.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 14 0.02% 78.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25152-25159 1 0.00% 78.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25216-25223 1 0.00% 78.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25280-25287 1 0.00% 78.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 156 0.17% 79.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25408-25415 2 0.00% 79.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 3 0.00% 79.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 278 0.30% 79.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25664-25671 2 0.00% 79.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 13 0.01% 79.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25984-25991 3 0.00% 79.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26048-26055 1 0.00% 79.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 89 0.10% 79.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26176-26183 4 0.00% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26240-26247 1 0.00% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 78 0.09% 79.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26496-26503 4 0.00% 79.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 385 0.42% 80.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26752-26759 1 0.00% 80.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26816-26823 2 0.00% 80.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 196 0.21% 80.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26944-26951 1 0.00% 80.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27008-27015 1 0.00% 80.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27072-27079 2 0.00% 80.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 71 0.08% 80.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27200-27207 1 0.00% 80.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 10 0.01% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27456-27463 2 0.00% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27520-27527 2 0.00% 80.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 285 0.31% 80.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27712-27719 1 0.00% 80.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27776-27783 2 0.00% 80.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 137 0.15% 80.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28096-28103 1 0.00% 80.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 20 0.02% 80.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28224-28231 1 0.00% 80.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28288-28295 1 0.00% 80.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28352-28359 1 0.00% 80.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 15 0.02% 80.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28544-28551 5 0.01% 80.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28608-28615 1 0.00% 80.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 454 0.50% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28800-28807 1 0.00% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28864-28871 1 0.00% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 95 0.10% 81.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29056-29063 2 0.00% 81.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29120-29127 2 0.00% 81.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 143 0.16% 81.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29312-29319 3 0.00% 81.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29376-29383 2 0.00% 81.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 147 0.16% 81.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29568-29575 5 0.01% 81.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29632-29639 1 0.00% 81.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 291 0.32% 82.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29760-29767 1 0.00% 82.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29824-29831 1 0.00% 82.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 18 0.02% 82.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30080-30087 2 0.00% 82.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30144-30151 1 0.00% 82.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 139 0.15% 82.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30272-30279 2 0.00% 82.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 17 0.02% 82.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30528-30535 2 0.00% 82.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30592-30599 5 0.01% 82.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 334 0.37% 82.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30784-30791 2 0.00% 82.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 75 0.08% 82.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31040-31047 2 0.00% 82.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31104-31111 1 0.00% 82.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31168-31175 1 0.00% 82.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 77 0.08% 82.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31424-31431 2 0.00% 82.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 84 0.09% 82.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 6 0.01% 82.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31680-31687 1 0.00% 82.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 392 0.43% 83.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31808-31815 1 0.00% 83.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31872-31879 1 0.00% 83.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 91 0.10% 83.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32128-32135 2 0.00% 83.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 14 0.02% 83.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32384-32391 2 0.00% 83.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 81 0.09% 83.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32576-32583 1 0.00% 83.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32640-32647 2 0.00% 83.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 668 0.73% 84.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 70 0.08% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 13 0.01% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33344-33351 1 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33408-33415 3 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 95 0.10% 84.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33600-33607 1 0.00% 84.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33664-33671 3 0.00% 84.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 402 0.44% 84.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33920-33927 1 0.00% 84.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 82 0.09% 85.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 76 0.08% 85.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34432-34439 4 0.00% 85.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 80 0.09% 85.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34688-34695 1 0.00% 85.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34752-34759 1 0.00% 85.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 334 0.37% 85.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34944-34951 2 0.00% 85.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35008-35015 1 0.00% 85.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 12 0.01% 85.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35136-35143 1 0.00% 85.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35200-35207 1 0.00% 85.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35264-35271 1 0.00% 85.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 138 0.15% 85.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35456-35463 3 0.00% 85.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 16 0.02% 85.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35712-35719 3 0.00% 85.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 289 0.32% 86.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35904-35911 1 0.00% 86.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35968-35975 1 0.00% 86.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 143 0.16% 86.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 143 0.16% 86.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36416-36423 2 0.00% 86.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36480-36487 4 0.00% 86.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 101 0.11% 86.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 455 0.50% 87.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37056-37063 1 0.00% 87.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 7 0.01% 87.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37248-37255 2 0.00% 87.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37312-37319 1 0.00% 87.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 19 0.02% 87.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37504-37511 2 0.00% 87.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 137 0.15% 87.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 277 0.30% 87.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38016-38023 1 0.00% 87.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 9 0.01% 87.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38272-38279 1 0.00% 87.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38336-38343 1 0.00% 87.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 70 0.08% 87.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38464-38471 1 0.00% 87.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 2 0.00% 87.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 197 0.22% 87.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38720-38727 1 0.00% 87.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38784-38791 1 0.00% 87.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 387 0.42% 88.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39040-39047 2 0.00% 88.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 74 0.08% 88.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 86 0.09% 88.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39488-39495 2 0.00% 88.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39552-39559 4 0.00% 88.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 16 0.02% 88.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39808-39815 2 0.00% 88.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39872-39879 1 0.00% 88.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 277 0.30% 88.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 154 0.17% 88.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40320-40327 1 0.00% 88.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 11 0.01% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40576-40583 3 0.00% 88.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 77 0.08% 89.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 525 0.57% 89.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41088-41095 1 0.00% 89.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 69 0.08% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41344-41351 3 0.00% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 14 0.02% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41600-41607 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 154 0.17% 89.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 280 0.31% 90.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42112-42119 1 0.00% 90.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 18 0.02% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42304-42311 2 0.00% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42368-42375 1 0.00% 90.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 88 0.10% 90.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42624-42631 2 0.00% 90.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 77 0.08% 90.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42880-42887 2 0.00% 90.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 387 0.42% 90.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43136-43143 1 0.00% 90.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 193 0.21% 91.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 69 0.08% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43648-43655 2 0.00% 91.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 13 0.01% 91.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43904-43911 2 0.00% 91.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 277 0.30% 91.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44096-44103 1 0.00% 91.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44224-44231 2 0.00% 91.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 139 0.15% 91.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 17 0.02% 91.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44608-44615 2 0.00% 91.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44672-44679 3 0.00% 91.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 11 0.01% 91.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44864-44871 1 0.00% 91.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44992-44999 1 0.00% 91.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 459 0.50% 92.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45184-45191 1 0.00% 92.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 99 0.11% 92.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45376-45383 3 0.00% 92.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45440-45447 3 0.00% 92.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 148 0.16% 92.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 2 0.00% 92.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45760-45767 1 0.00% 92.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 151 0.17% 92.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46016-46023 1 0.00% 92.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 285 0.31% 92.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46208-46215 1 0.00% 92.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46272-46279 1 0.00% 92.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 17 0.02% 92.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46528-46535 1 0.00% 92.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 140 0.15% 93.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46720-46727 2 0.00% 93.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 15 0.02% 93.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 339 0.37% 93.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47296-47303 2 0.00% 93.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 80 0.09% 93.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47488-47495 1 0.00% 93.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 79 0.09% 93.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47744-47751 3 0.00% 93.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 82 0.09% 93.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48064-48071 1 0.00% 93.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 389 0.43% 94.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 1 0.00% 94.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48320-48327 1 0.00% 94.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 92 0.10% 94.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 12 0.01% 94.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48704-48711 2 0.00% 94.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48768-48775 69 0.08% 94.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 72 0.08% 94.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 2 0.00% 94.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 3 0.00% 94.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 1 0.00% 94.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5070 5.54% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49280-49287 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49344-49351 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49408-49415 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49472-49479 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49920-49927 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50048-50055 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50112-50119 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50176-50183 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50240-50247 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50368-50375 3 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50496-50503 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50560-50567 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50624-50631 2 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50688-50695 2 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50752-50759 2 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51008-51015 2 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51072-51079 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51136-51143 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51200-51207 2 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51264-51271 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51456-51463 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51584-51591 2 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51648-51655 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51840-51847 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51904-51911 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::52224-52231 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 91489 # Bytes accessed per row activation -system.physmem.totQLat 370803624750 # Total ticks spent queuing -system.physmem.totMemAccLat 464795231000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 76315665000 # Total ticks spent in databus transfers -system.physmem.totBankLat 17675941250 # Total ticks spent accessing banks -system.physmem.avgQLat 24294.07 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1158.08 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1944 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1998 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2401 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4700 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6079 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6148 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6200 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 6189 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6821 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6509 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6365 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6652 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6157 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6118 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6071 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2256 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 774 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 680 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 711 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 604 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 634 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 601 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 590 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 593 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 556 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 578 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 549 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 549 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 543 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 541 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 540 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 543 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 541 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 547 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 965097 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1010.691593 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 992.992769 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 104.599429 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 5712 0.59% 0.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 4413 0.46% 1.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2116 0.22% 1.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1499 0.16% 1.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1121 0.12% 1.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 815 0.08% 1.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 661 0.07% 1.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 851 0.09% 1.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 947909 98.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 965097 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5955 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 2555.332662 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 92927.024688 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-262143 5949 99.90% 99.90% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::262144-524287 1 0.02% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::524288-786431 1 0.02% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::786432-1.04858e+06 1 0.02% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2.3593e+06-2.62144e+06 2 0.03% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::6.02931e+06-6.29146e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5955 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5955 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 19.114190 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.218740 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 7.431880 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3971 66.68% 66.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 19 0.32% 67.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 175 2.94% 69.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1141 19.16% 89.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 44 0.74% 89.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 19 0.32% 90.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 21 0.35% 90.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 10 0.17% 90.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 6 0.10% 90.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 3 0.05% 90.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 4 0.07% 90.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 1 0.02% 90.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 1 0.02% 90.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.02% 90.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 1 0.02% 90.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 1 0.02% 90.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 146 2.45% 93.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 311 5.22% 98.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 13 0.22% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 13 0.22% 99.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 16 0.27% 99.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 22 0.37% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 9 0.15% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 4 0.07% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 3 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5955 # Writes before turning the bus around for reads +system.physmem.totQLat 579051796250 # Total ticks spent queuing +system.physmem.totMemAccLat 683715373750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 76085110000 # Total ticks spent in databus transfers +system.physmem.totBankLat 28578467500 # Total ticks spent accessing banks +system.physmem.avgQLat 38052.90 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1878.06 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30452.15 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 374.90 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.84 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 50.48 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.80 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44930.96 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 373.76 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.80 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 50.47 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.79 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 2.95 # Data bus utilization in percentage -system.physmem.busUtilRead 2.93 # Data bus utilization in percentage for reads +system.physmem.busUtil 2.94 # Data bus utilization in percentage +system.physmem.busUtilRead 2.92 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 14.44 # Average write queue length when enqueuing -system.physmem.readRowHits 15189237 # Number of row buffer hits during reads -system.physmem.writeRowHits 97938 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 84.76 # Row buffer hit rate for writes -system.physmem.avgGap 161581.71 # Average gap between requests -system.physmem.pageHitRate 99.40 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.46 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.avgRdQLen 6.53 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.75 # Average write queue length when enqueuing +system.physmem.readRowHits 14231578 # Number of row buffer hits during reads +system.physmem.writeRowHits 96073 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.52 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 84.38 # Row buffer hit rate for writes +system.physmem.avgGap 161592.99 # Average gap between requests +system.physmem.pageHitRate 93.46 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.22 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory @@ -782,299 +322,300 @@ system.realview.nvmem.bw_inst_read::total 172 # I system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::cpu1.inst 147 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 172 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 54211188 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16352626 # Transaction distribution -system.membus.trans_dist::ReadResp 16352626 # Transaction distribution -system.membus.trans_dist::WriteReq 769179 # Transaction distribution -system.membus.trans_dist::WriteResp 769179 # Transaction distribution -system.membus.trans_dist::Writeback 66581 # Transaction distribution -system.membus.trans_dist::UpgradeReq 35757 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 18322 # Transaction distribution -system.membus.trans_dist::UpgradeResp 14211 # Transaction distribution -system.membus.trans_dist::ReadExReq 137874 # Transaction distribution -system.membus.trans_dist::ReadExResp 137463 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2384372 # Packet count per connected master and slave (bytes) +system.membus.throughput 54186995 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16352581 # Transaction distribution +system.membus.trans_dist::ReadResp 16352581 # Transaction distribution +system.membus.trans_dist::WriteReq 769189 # Transaction distribution +system.membus.trans_dist::WriteResp 769189 # Transaction distribution +system.membus.trans_dist::Writeback 66093 # Transaction distribution +system.membus.trans_dist::UpgradeReq 35785 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 18271 # Transaction distribution +system.membus.trans_dist::UpgradeResp 14082 # Transaction distribution +system.membus.trans_dist::ReadExReq 137406 # Transaction distribution +system.membus.trans_dist::ReadExResp 137045 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2384396 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 14 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13818 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13840 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 2042 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1975936 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4376186 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1974294 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4374590 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34653818 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2392693 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 34652222 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2392725 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 448 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 27636 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 27680 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 4084 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17718532 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 20143401 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17656836 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 20081781 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 141253929 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 141253929 # Total data (bytes) +system.membus.tot_pkt_size::total 141192309 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 141192309 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1488197499 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1488242000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 7000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 11766500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 11807000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 3000 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 1797499 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 1798000 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17658492000 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17652470999 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4844234238 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4843604815 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 34183641699 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 37703679634 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 72645 # number of replacements -system.l2c.tags.tagsinuse 53020.689119 # Cycle average of tags in use -system.l2c.tags.total_refs 1874829 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 137818 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 13.603658 # Average number of references to valid blocks. +system.l2c.tags.replacements 72164 # number of replacements +system.l2c.tags.tagsinuse 53016.131060 # Cycle average of tags in use +system.l2c.tags.total_refs 1876966 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 137304 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 13.670148 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 37720.403327 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 5.416210 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000363 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4180.066464 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 2958.458343 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 11.364086 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 4038.603525 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 4106.376802 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.575568 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000083 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 37702.356015 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 7.377107 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000365 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4186.473555 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 2957.675740 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 10.683393 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 4035.806716 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 4115.758170 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.575292 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000113 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.063783 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.045142 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000173 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.061624 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.062658 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.809032 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 5 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 65168 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 5 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 20 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 3126 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 8643 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 53076 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.000076 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.994385 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 18857930 # Number of tag accesses -system.l2c.tags.data_accesses 18857930 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 23180 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 4676 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 393299 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 166186 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 33047 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5717 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 607435 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 201334 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1434874 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 583828 # number of Writeback hits -system.l2c.Writeback_hits::total 583828 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 1113 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 796 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1909 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 212 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 162 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 374 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 48382 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 59141 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 107523 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 23180 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 4676 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 393299 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 214568 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 33047 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5717 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 607435 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 260475 # number of demand (read+write) hits -system.l2c.demand_hits::total 1542397 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 23180 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 4676 # number of overall hits -system.l2c.overall_hits::cpu0.inst 393299 # number of overall hits -system.l2c.overall_hits::cpu0.data 214568 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 33047 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5717 # number of overall hits -system.l2c.overall_hits::cpu1.inst 607435 # number of overall hits -system.l2c.overall_hits::cpu1.data 260475 # number of overall hits -system.l2c.overall_hits::total 1542397 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 13 # number of ReadReq misses +system.l2c.tags.occ_percent::cpu0.inst 0.063881 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.045131 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000163 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.061582 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.062801 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.808962 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 4 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65136 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 3 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 3097 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 8263 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 53454 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000061 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.993896 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 18860644 # Number of tag accesses +system.l2c.tags.data_accesses 18860644 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 23595 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 5577 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 409210 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 169724 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 33221 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 5824 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 593571 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 196649 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1437371 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 582434 # number of Writeback hits +system.l2c.Writeback_hits::total 582434 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 737 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 1202 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1939 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 203 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 149 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 352 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 52746 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 54725 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 107471 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 23595 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 5577 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 409210 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 222470 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 33221 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 5824 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 593571 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 251374 # number of demand (read+write) hits +system.l2c.demand_hits::total 1544842 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 23595 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 5577 # number of overall hits +system.l2c.overall_hits::cpu0.inst 409210 # number of overall hits +system.l2c.overall_hits::cpu0.data 222470 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 33221 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 5824 # number of overall hits +system.l2c.overall_hits::cpu1.inst 593571 # number of overall hits +system.l2c.overall_hits::cpu1.data 251374 # number of overall hits +system.l2c.overall_hits::total 1544842 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 16 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 6052 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6313 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6634 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 6349 # number of ReadReq misses -system.l2c.ReadReq_misses::total 25380 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 5741 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 4448 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 10189 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 772 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 589 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1361 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 63128 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 76996 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 140124 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 13 # number of demand (read+write) misses +system.l2c.ReadReq_misses::cpu0.inst 5877 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6190 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 15 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 6810 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 6416 # number of ReadReq misses +system.l2c.ReadReq_misses::total 25326 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 5271 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 4770 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 10041 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 769 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 576 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1345 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 80429 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 59312 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 139741 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 16 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 6052 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 69441 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6634 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 83345 # number of demand (read+write) misses -system.l2c.demand_misses::total 165504 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 13 # number of overall misses +system.l2c.demand_misses::cpu0.inst 5877 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 86619 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 15 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 6810 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 65728 # number of demand (read+write) misses +system.l2c.demand_misses::total 165067 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 16 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 6052 # number of overall misses -system.l2c.overall_misses::cpu0.data 69441 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6634 # number of overall misses -system.l2c.overall_misses::cpu1.data 83345 # number of overall misses -system.l2c.overall_misses::total 165504 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1319500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 448000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 442132250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 474613998 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1532000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 492031750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 492624500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1904701998 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 9247586 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 12516468 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 21764054 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 581975 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 3187362 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 3769337 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 4414635311 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 6079977271 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 10494612582 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 1319500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 448000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 442132250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 4889249309 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1532000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 492031750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 6572601771 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 12399314580 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 1319500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 448000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 442132250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 4889249309 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1532000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 492031750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 6572601771 # number of overall miss cycles -system.l2c.overall_miss_latency::total 12399314580 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 23193 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 4678 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 399351 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 172499 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 33064 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5717 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 614069 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 207683 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1460254 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 583828 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 583828 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 6854 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 5244 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 12098 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 984 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 751 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1735 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 111510 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 136137 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247647 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 23193 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 4678 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 399351 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 284009 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 33064 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5717 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 614069 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 343820 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1707901 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 23193 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 4678 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 399351 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 284009 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 33064 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5717 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 614069 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 343820 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1707901 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000561 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000428 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015155 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.036597 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000514 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010803 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.030571 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.017381 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.837613 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.848207 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.842205 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.784553 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.784288 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.784438 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.566120 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.565577 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.565822 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000561 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000428 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015155 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.244503 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000514 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.010803 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.242409 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.096905 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000561 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000428 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015155 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.244503 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000514 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.010803 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.242409 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.096905 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 101500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 224000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 73055.560145 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 75180.421036 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 90117.647059 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 74168.186614 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 77590.880454 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 75047.360047 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1610.797074 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2813.954137 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2136.034351 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 753.853627 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5411.480475 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 2769.534901 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 69931.493331 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 78964.845849 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 74895.182710 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 101500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 224000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 73055.560145 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 70408.682320 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 90117.647059 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 74168.186614 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 78860.180827 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 74918.519069 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 101500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 224000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 73055.560145 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 70408.682320 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 90117.647059 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 74168.186614 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 78860.180827 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 74918.519069 # average overall miss latency +system.l2c.overall_misses::cpu0.inst 5877 # number of overall misses +system.l2c.overall_misses::cpu0.data 86619 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 15 # number of overall misses +system.l2c.overall_misses::cpu1.inst 6810 # number of overall misses +system.l2c.overall_misses::cpu1.data 65728 # number of overall misses +system.l2c.overall_misses::total 165067 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1263000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 158000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 424519750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 461015999 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1424250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 503203750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 495567749 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1887152498 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 8440130 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 13402927 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 21843057 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 510978 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2957372 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 3468350 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 5751042289 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4687313508 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 10438355797 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 1263000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 158000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 424519750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 6212058288 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 1424250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 503203750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 5182881257 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 12325508295 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 1263000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 158000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 424519750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 6212058288 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 1424250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 503203750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 5182881257 # number of overall miss cycles +system.l2c.overall_miss_latency::total 12325508295 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 23611 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 5579 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 415087 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 175914 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 33236 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 5824 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 600381 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 203065 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1462697 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 582434 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 582434 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 6008 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 5972 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 11980 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 972 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 725 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1697 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 133175 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 114037 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247212 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 23611 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 5579 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 415087 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 309089 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 33236 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 5824 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 600381 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 317102 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1709909 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 23611 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 5579 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 415087 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 309089 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 33236 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 5824 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 600381 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 317102 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1709909 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000678 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000358 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014158 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.035188 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000451 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.011343 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.031596 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.017315 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.877330 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.798727 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.838147 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.791152 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.794483 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.792575 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.603935 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.520112 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.565268 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000678 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000358 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014158 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.280240 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000451 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.011343 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.207277 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.096536 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000678 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000358 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014158 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.280240 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000451 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.011343 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.207277 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.096536 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 78937.500000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 79000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 72234.090522 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 74477.544265 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 94950 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73891.886931 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 77239.362375 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 74514.431730 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1601.238854 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2809.837945 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2175.386615 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 664.470741 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5134.326389 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 2578.698885 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 71504.585274 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 79028.080456 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 74697.875334 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 78937.500000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 79000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 72234.090522 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 71717.040003 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 94950 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 73891.886931 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 78853.475794 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 74669.729837 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 78937.500000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 79000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 72234.090522 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 71717.040003 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 94950 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 73891.886931 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 78853.475794 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 74669.729837 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1083,168 +624,168 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 66581 # number of writebacks -system.l2c.writebacks::total 66581 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 4 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 37 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 28 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 76 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 37 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 28 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 76 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 37 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 28 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 76 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 13 # number of ReadReq MSHR misses +system.l2c.writebacks::writebacks 66093 # number of writebacks +system.l2c.writebacks::total 66093 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 5 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 40 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 26 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 79 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 5 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 40 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 26 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 79 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 5 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 40 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.data 26 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 79 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 16 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 6048 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 6276 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6627 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 6321 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 25304 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 5741 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 4448 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 10189 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 772 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 589 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1361 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 63128 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 76996 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 140124 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 13 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 5872 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 6150 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 15 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 6802 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 6390 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 25247 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 5271 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 4770 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 10041 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 769 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 576 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1345 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 80429 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 59312 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 139741 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 16 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 6048 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 69404 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6627 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 83317 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 165428 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 13 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 5872 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 86579 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 15 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 6802 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 65702 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 164988 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 16 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 6048 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 69404 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6627 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 83317 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 165428 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1158500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 423500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 365788500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 393596748 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1324000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 408302500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 412139500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1582733248 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 57558681 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 44816867 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 102375548 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7725271 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5896085 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 13621356 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3622664675 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 5123552719 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8746217394 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1158500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 423500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 365788500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 4016261423 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1324000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 408302500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 5535692219 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 10328950642 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1158500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 423500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 365788500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 4016261423 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1324000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 408302500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 5535692219 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 10328950642 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 6844749 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12336851490 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 2547499 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154880596991 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167226840729 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1073381000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 16517452398 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 17590833398 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 6844749 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13410232490 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 2547499 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 171398049389 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 184817674127 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000561 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000428 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015145 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036383 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000514 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030436 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.017328 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.837613 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.848207 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.842205 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.784553 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.784288 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.784438 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.566120 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.565577 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.565822 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000561 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000428 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015145 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.244373 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000514 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.242327 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.096860 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000561 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000428 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015145 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.244373 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000514 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.242327 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.096860 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 89115.384615 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 211750 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 60480.902778 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62714.586998 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 77882.352941 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 61611.966199 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65201.629489 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 62548.737275 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10025.898101 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10075.734487 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10047.654137 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10006.827720 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10010.331070 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10008.343865 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 57386.020070 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 66543.102486 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 62417.697140 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 89115.384615 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 211750 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 60480.902778 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 57867.866737 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 77882.352941 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 61611.966199 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 66441.329129 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 62437.741144 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 89115.384615 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 211750 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 60480.902778 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 57867.866737 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 77882.352941 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 61611.966199 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 66441.329129 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 62437.741144 # average overall mshr miss latency +system.l2c.overall_mshr_misses::cpu0.inst 5872 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 86579 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 15 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 6802 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 65702 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 164988 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1063000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 133500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 350406250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 380974999 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1239250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 417280250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 414218499 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1565315748 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 52852722 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 48053192 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 100905914 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7702266 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5777069 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 13479335 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4750287699 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3948467988 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8698755687 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1063000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 133500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 350406250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 5131262698 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1239250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 417280250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 4362686487 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 10264071435 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1063000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 133500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 350406250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 5131262698 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1239250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 417280250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 4362686487 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 10264071435 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 6908499 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 110354445727 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 2586249 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 56865414992 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167229355467 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1097294498 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 16505203944 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 17602498442 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 6908499 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 111451740225 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 2586249 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 73370618936 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 184831853909 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000678 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000358 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.014146 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.034960 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000451 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.011329 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.031468 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.017261 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.877330 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.798727 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.838147 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.791152 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.794483 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.792575 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.603935 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.520112 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.565268 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000678 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000358 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014146 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.280110 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000451 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.011329 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.207195 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.096489 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000678 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000358 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014146 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.280110 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000451 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.011329 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.207195 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.096489 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 66437.500000 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 59674.088896 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 61947.154309 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 82616.666667 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 61346.699500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 64822.926291 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 62000.069236 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10027.076836 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10074.044444 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10049.388905 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10015.950585 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10029.633681 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10021.810409 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 59061.876923 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 66571.148975 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 62249.130084 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 66437.500000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 59674.088896 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 59266.827961 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 82616.666667 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 61346.699500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 66401.121534 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 62211.017983 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 66437.500000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 59674.088896 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 59266.827961 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 82616.666667 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 61346.699500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 66401.121534 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 62211.017983 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -1265,62 +806,62 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 58734643 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2740334 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2740333 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 769179 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 769179 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 583828 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 35005 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 18696 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 53701 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 259560 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 259560 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 799508 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1075466 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 14045 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 57080 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1228838 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 4820247 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 15511 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 75325 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 8086020 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 25566400 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 34789221 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 18712 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 92772 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 39303552 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 48210820 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 22868 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 132256 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 148136601 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 148136601 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 4903748 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4924229951 # Layer occupancy (ticks) +system.toL2Bus.throughput 58721934 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2742702 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2742701 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 769189 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 769189 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 582434 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 35028 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 18623 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 53651 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 259025 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 259025 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 831060 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2542800 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 15169 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 56113 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1201524 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 3348368 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 16175 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 77084 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 8088293 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 26573504 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 39205457 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 22316 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 94444 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 38427456 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 43600612 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 23296 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 132944 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 148080029 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 148080029 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 4928740 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4918843977 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1801808391 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1872939397 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1518829470 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 2324821689 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 9386457 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 9616940 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 34051657 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 32646700 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 2768216654 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 2706859206 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 3257831802 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 2444231662 # Layer occupancy (ticks) system.toL2Bus.respLayer7.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer8.occupancy 9819444 # Layer occupancy (ticks) +system.toL2Bus.respLayer8.occupancy 10370957 # Layer occupancy (ticks) system.toL2Bus.respLayer8.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer9.occupancy 42547912 # Layer occupancy (ticks) +system.toL2Bus.respLayer9.occupancy 44131664 # Layer occupancy (ticks) system.toL2Bus.respLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 47398726 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 16322919 # Transaction distribution -system.iobus.trans_dist::ReadResp 16322919 # Transaction distribution -system.iobus.trans_dist::WriteReq 8083 # Transaction distribution -system.iobus.trans_dist::WriteResp 8083 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30944 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8844 # Packet count per connected master and slave (bytes) +system.iobus.throughput 47398263 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 16322928 # Transaction distribution +system.iobus.trans_dist::ReadResp 16322928 # Transaction distribution +system.iobus.trans_dist::WriteReq 8086 # Transaction distribution +system.iobus.trans_dist::WriteResp 8086 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30960 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8852 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1030 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) @@ -1342,12 +883,12 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2384372 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2384396 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 32662004 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40713 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 17688 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 32662028 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40729 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 17704 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2060 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) @@ -1369,14 +910,14 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2392693 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2392725 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 123503221 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 123503221 # Total data (bytes) -system.iobus.reqLayer0.occupancy 21713000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size::total 123503253 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 123503253 # Total data (bytes) +system.iobus.reqLayer0.occupancy 21724000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 4428000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 4432000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -1422,19 +963,19 @@ system.iobus.reqLayer23.occupancy 8000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2376289000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 2376310000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 41457903301 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) -system.cpu0.branchPred.lookups 6116113 # Number of BP lookups -system.cpu0.branchPred.condPredicted 4670014 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 294465 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 3791796 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 2947023 # Number of BTB hits +system.iobus.respLayer1.occupancy 37739478366 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.4 # Layer utilization (%) +system.cpu0.branchPred.lookups 6715650 # Number of BP lookups +system.cpu0.branchPred.condPredicted 5214611 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 297509 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 4164563 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 3259277 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 77.721032 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 683382 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 28116 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 78.262161 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 722080 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 28659 # Number of incorrect RAS predictions. system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1458,25 +999,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 8971213 # DTB read hits -system.cpu0.dtb.read_misses 29038 # DTB read misses -system.cpu0.dtb.write_hits 5214205 # DTB write hits -system.cpu0.dtb.write_misses 5642 # DTB write misses +system.cpu0.dtb.read_hits 30314049 # DTB read hits +system.cpu0.dtb.read_misses 28675 # DTB read misses +system.cpu0.dtb.write_hits 5612279 # DTB write hits +system.cpu0.dtb.write_misses 4120 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 1740 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 972 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 288 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 1934 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1024 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 293 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 602 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 9000251 # DTB read accesses -system.cpu0.dtb.write_accesses 5219847 # DTB write accesses +system.cpu0.dtb.perms_faults 686 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 30342724 # DTB read accesses +system.cpu0.dtb.write_accesses 5616399 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14185418 # DTB hits -system.cpu0.dtb.misses 34680 # DTB misses -system.cpu0.dtb.accesses 14220098 # DTB accesses +system.cpu0.dtb.hits 35926328 # DTB hits +system.cpu0.dtb.misses 32795 # DTB misses +system.cpu0.dtb.accesses 35959123 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1498,8 +1039,8 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 4275051 # ITB inst hits -system.cpu0.itb.inst_misses 5189 # ITB inst misses +system.cpu0.itb.inst_hits 4601822 # ITB inst hits +system.cpu0.itb.inst_misses 5333 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -1508,549 +1049,544 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1217 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 1359 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1383 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1531 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 4280240 # ITB inst accesses -system.cpu0.itb.hits 4275051 # DTB hits -system.cpu0.itb.misses 5189 # DTB misses -system.cpu0.itb.accesses 4280240 # DTB accesses -system.cpu0.numCycles 70241745 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 4607155 # ITB inst accesses +system.cpu0.itb.hits 4601822 # DTB hits +system.cpu0.itb.misses 5333 # DTB misses +system.cpu0.itb.accesses 4607155 # DTB accesses +system.cpu0.numCycles 298758505 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 11929498 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 32445295 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 6116113 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 3630405 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 7610256 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1455955 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 63581 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 20356712 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 5910 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 46897 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 1384514 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 336 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 4273539 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 157097 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 2132 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 42442805 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.987587 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.368800 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 12556555 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 35349888 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 6715650 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 3981357 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 8343175 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1485021 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 73668 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 62934939 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 5979 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 43768 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 1358657 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 326 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 4600051 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 159705 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 2319 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 86381436 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.526874 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 1.794731 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 34839840 82.09% 82.09% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 572205 1.35% 83.43% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 825004 1.94% 85.38% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 684840 1.61% 86.99% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 778500 1.83% 88.83% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 566486 1.33% 90.16% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 678699 1.60% 91.76% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 357241 0.84% 92.60% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 3139990 7.40% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 78045507 90.35% 90.35% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 675063 0.78% 91.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 847046 0.98% 92.11% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 783211 0.91% 93.02% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 1013921 1.17% 94.19% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 572462 0.66% 94.86% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 659407 0.76% 95.62% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 359642 0.42% 96.03% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 3425177 3.97% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 42442805 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.087072 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.461909 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 12488007 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 21548451 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 6870426 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 554367 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 981554 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 948390 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 64682 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 40553105 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 211793 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 981554 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 13063645 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 5927392 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 13516172 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 6803229 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 2150813 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 39442908 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 349 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 442190 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1172580 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 108 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 39856158 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 180580051 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 163873696 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 4140 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 31502925 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 8353232 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 459972 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 416665 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 5510720 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 7760142 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 5773435 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1130797 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1218383 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 37351008 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 906143 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 37719109 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 82376 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 6300240 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 13226792 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 257129 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 42442805 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.888704 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.506616 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 86381436 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.022479 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.118323 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 13622847 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 63604727 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 7412124 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 742617 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 999121 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 974392 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 66422 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 44125799 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 218867 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 999121 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 14363042 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 26099881 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 33731509 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 7356267 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3831616 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 43013829 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 321 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 629927 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 2476084 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 94 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 43352703 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 198103413 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 178854732 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 5396 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 34867311 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 8485392 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 643580 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 598183 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 7434614 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 8769305 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6206849 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1218439 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1296110 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 40716219 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1133567 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 61584494 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 78672 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 6465857 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 13399979 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 300001 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 86381436 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.712937 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.420531 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 27084248 63.81% 63.81% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 5900278 13.90% 77.72% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3162124 7.45% 85.17% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2465638 5.81% 90.97% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2124054 5.00% 95.98% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 938721 2.21% 98.19% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 522569 1.23% 99.42% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 188950 0.45% 99.87% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 56223 0.13% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 63313818 73.30% 73.30% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 8088215 9.36% 82.66% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3310781 3.83% 86.49% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2721682 3.15% 89.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 7122842 8.25% 97.89% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1038791 1.20% 99.09% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 532976 0.62% 99.71% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 192156 0.22% 99.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 60175 0.07% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 42442805 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 86381436 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 27701 2.58% 2.58% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 461 0.04% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.62% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 838727 78.09% 80.71% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 207210 19.29% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 26298 0.46% 0.46% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 452 0.01% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 5416194 95.59% 96.06% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 223026 3.94% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 14552 0.04% 0.04% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 22689290 60.15% 60.19% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 48124 0.13% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 12 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 9 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 680 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 11 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.32% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9432418 25.01% 85.33% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5534012 14.67% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 15923 0.03% 0.03% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 24790294 40.25% 40.28% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 50109 0.08% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 12 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 9 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 806 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 9 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 40.36% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 30788025 49.99% 90.36% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5939307 9.64% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 37719109 # Type of FU issued -system.cpu0.iq.rate 0.536990 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 1074099 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.028476 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 119063513 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 44565262 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 34855631 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 8367 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 4694 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 3878 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 38774303 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 4353 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 316534 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 61584494 # Type of FU issued +system.cpu0.iq.rate 0.206135 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 5665970 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.092003 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 215315704 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 48322789 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 38367249 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 11842 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 6226 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 5089 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 67228191 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 6350 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 325894 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1373139 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 2492 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 13119 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 536810 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1367932 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2587 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 13911 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 563678 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 2149889 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 5851 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 22510150 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 5899 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 981554 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 4303712 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 102086 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 38375609 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 82190 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 7760142 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 5773435 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 578535 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 41087 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 6130 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 13119 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 149567 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 117143 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 266710 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 37339391 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 9288472 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 379718 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 999121 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 20412775 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 272757 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 41952562 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 83343 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 8769305 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6206849 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 796686 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 50755 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 3694 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 13911 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 151015 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 116203 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 267218 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 61206576 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 30649831 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 377918 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 118458 # number of nop insts executed -system.cpu0.iew.exec_refs 14775675 # number of memory reference insts executed -system.cpu0.iew.exec_branches 4960531 # Number of branches executed -system.cpu0.iew.exec_stores 5487203 # Number of stores executed -system.cpu0.iew.exec_rate 0.531584 # Inst execution rate -system.cpu0.iew.wb_sent 37145263 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 34859509 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 18586335 # num instructions producing a value -system.cpu0.iew.wb_consumers 35686170 # num instructions consuming a value +system.cpu0.iew.exec_nop 102776 # number of nop insts executed +system.cpu0.iew.exec_refs 36543183 # number of memory reference insts executed +system.cpu0.iew.exec_branches 5550332 # Number of branches executed +system.cpu0.iew.exec_stores 5893352 # Number of stores executed +system.cpu0.iew.exec_rate 0.204870 # Inst execution rate +system.cpu0.iew.wb_sent 61019070 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 38372338 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 20674113 # num instructions producing a value +system.cpu0.iew.wb_consumers 38142518 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.496279 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.520827 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.128439 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.542023 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6112161 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 649014 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 230918 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 41461251 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.767144 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.727678 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6195680 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 833566 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 232261 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 85382315 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.412432 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.299663 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 29511356 71.18% 71.18% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 5920392 14.28% 85.46% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1945303 4.69% 90.15% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1006881 2.43% 92.58% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 766693 1.85% 94.43% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 514145 1.24% 95.67% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 405651 0.98% 96.65% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 222934 0.54% 97.18% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1167896 2.82% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 71262923 83.46% 83.46% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 7740236 9.07% 92.53% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2004904 2.35% 94.88% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 1114217 1.30% 96.18% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 806577 0.94% 97.13% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 503262 0.59% 97.72% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 497454 0.58% 98.30% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 227564 0.27% 98.57% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1225178 1.43% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 41461251 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 24081359 # Number of instructions committed -system.cpu0.commit.committedOps 31806750 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 85382315 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 26835114 # Number of instructions committed +system.cpu0.commit.committedOps 35214409 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 11623628 # Number of memory references committed -system.cpu0.commit.loads 6387003 # Number of loads committed -system.cpu0.commit.membars 231881 # Number of memory barriers committed -system.cpu0.commit.branches 4353159 # Number of branches committed -system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 28151052 # Number of committed integer instructions. -system.cpu0.commit.function_calls 499153 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1167896 # number cycles where commit BW limit reached +system.cpu0.commit.refs 13044544 # Number of memory references committed +system.cpu0.commit.loads 7401373 # Number of loads committed +system.cpu0.commit.membars 236456 # Number of memory barriers committed +system.cpu0.commit.branches 4918099 # Number of branches committed +system.cpu0.commit.fp_insts 5062 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 31243705 # Number of committed integer instructions. +system.cpu0.commit.function_calls 531450 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1225178 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 77343282 # The number of ROB reads -system.cpu0.rob.rob_writes 76821100 # The number of ROB writes -system.cpu0.timesIdled 366365 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 27798940 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 5140962052 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 24000617 # Number of Instructions Simulated -system.cpu0.committedOps 31726008 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 24000617 # Number of Instructions Simulated -system.cpu0.cpi 2.926664 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.926664 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.341686 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.341686 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 174312752 # number of integer regfile reads -system.cpu0.int_regfile_writes 34607985 # number of integer regfile writes -system.cpu0.fp_regfile_reads 3310 # number of floating regfile reads -system.cpu0.fp_regfile_writes 918 # number of floating regfile writes -system.cpu0.misc_regfile_reads 79392098 # number of misc regfile reads -system.cpu0.misc_regfile_writes 500989 # number of misc regfile writes -system.cpu0.icache.tags.replacements 399371 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.568929 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 3842185 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 399883 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 9.608273 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 7067442000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.568929 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999158 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999158 # Average percentage of cache occupancy +system.cpu0.rob.rob_reads 124649951 # The number of ROB reads +system.cpu0.rob.rob_writes 83821170 # The number of ROB writes +system.cpu0.timesIdled 1018994 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 212377069 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 4911896145 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 26765511 # Number of Instructions Simulated +system.cpu0.committedOps 35144806 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 26765511 # Number of Instructions Simulated +system.cpu0.cpi 11.162070 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 11.162070 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.089589 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.089589 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 273626518 # number of integer regfile reads +system.cpu0.int_regfile_writes 37917674 # number of integer regfile writes +system.cpu0.fp_regfile_reads 4695 # number of floating regfile reads +system.cpu0.fp_regfile_writes 986 # number of floating regfile writes +system.cpu0.misc_regfile_reads 148789996 # number of misc regfile reads +system.cpu0.misc_regfile_writes 678362 # number of misc regfile writes +system.cpu0.icache.tags.replacements 415188 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.568306 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 4152259 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 415700 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 9.988595 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 7103550250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.568306 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999157 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999157 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 127 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 218 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 164 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 4673316 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 4673316 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 3842185 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 3842185 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 3842185 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 3842185 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 3842185 # number of overall hits -system.cpu0.icache.overall_hits::total 3842185 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 431224 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 431224 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 431224 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 431224 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 431224 # number of overall misses -system.cpu0.icache.overall_misses::total 431224 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5969029520 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5969029520 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5969029520 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5969029520 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5969029520 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5969029520 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 4273409 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 4273409 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 4273409 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 4273409 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 4273409 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 4273409 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100909 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.100909 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100909 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.100909 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100909 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.100909 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13842.062408 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13842.062408 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13842.062408 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13842.062408 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13842.062408 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13842.062408 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 4009 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 5015647 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 5015647 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 4152259 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 4152259 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 4152259 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 4152259 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 4152259 # number of overall hits +system.cpu0.icache.overall_hits::total 4152259 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 447663 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 447663 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 447663 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 447663 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 447663 # number of overall misses +system.cpu0.icache.overall_misses::total 447663 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6158685000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6158685000 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 6158685000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6158685000 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 6158685000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6158685000 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 4599922 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 4599922 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 4599922 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 4599922 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 4599922 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 4599922 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.097320 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.097320 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.097320 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.097320 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.097320 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.097320 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13757.413501 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13757.413501 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13757.413501 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13757.413501 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13757.413501 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13757.413501 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 4464 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 172 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 167 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 23.308140 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 26.730539 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31316 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 31316 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 31316 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 31316 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 31316 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 31316 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 399908 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 399908 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 399908 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 399908 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 399908 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 399908 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4860978096 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4860978096 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4860978096 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4860978096 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4860978096 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4860978096 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 9448000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 9448000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 9448000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 9448000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093581 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093581 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093581 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.093581 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093581 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.093581 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12155.240945 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12155.240945 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12155.240945 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12155.240945 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12155.240945 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12155.240945 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31938 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 31938 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 31938 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 31938 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 31938 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 31938 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 415725 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 415725 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 415725 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 415725 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 415725 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 415725 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5022987594 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 5022987594 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5022987594 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 5022987594 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5022987594 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 5022987594 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 9487250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 9487250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 9487250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 9487250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.090377 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.090377 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.090377 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.090377 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.090377 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.090377 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12082.476623 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12082.476623 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12082.476623 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12082.476623 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12082.476623 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12082.476623 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 275793 # number of replacements -system.cpu0.dcache.tags.tagsinuse 480.388822 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 9427243 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 276305 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 34.118974 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 43744250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 480.388822 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.938259 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.938259 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 182 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 305 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 25 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 45827663 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 45827663 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 5876905 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 5876905 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3228758 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3228758 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139532 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 139532 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137231 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 137231 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 9105663 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 9105663 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 9105663 # number of overall hits -system.cpu0.dcache.overall_hits::total 9105663 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 393187 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 393187 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1586487 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1586487 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8903 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 8903 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7768 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7768 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1979674 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1979674 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1979674 # number of overall misses -system.cpu0.dcache.overall_misses::total 1979674 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5526786247 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5526786247 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 79724845605 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 79724845605 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 91251732 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 91251732 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50083768 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 50083768 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 85251631852 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 85251631852 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 85251631852 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 85251631852 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6270092 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 6270092 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4815245 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4815245 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 148435 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 148435 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144999 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 144999 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 11085337 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 11085337 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 11085337 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 11085337 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.062708 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.062708 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.329472 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.329472 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059979 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059979 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053573 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053573 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.178585 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.178585 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.178585 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.178585 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14056.380926 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14056.380926 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50252.441782 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 50252.441782 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10249.548691 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10249.548691 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6447.446962 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6447.446962 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 43063.469971 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 43063.469971 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 43063.469971 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 43063.469971 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 8922 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 7566 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 589 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 136 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 15.147708 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 55.632353 # average number of cycles each access was blocked +system.cpu0.dcache.tags.replacements 298882 # number of replacements +system.cpu0.dcache.tags.tagsinuse 483.456705 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 10027143 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 299266 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 33.505787 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 44230250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 483.456705 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.944251 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.944251 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 384 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 384 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.750000 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 48541082 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 48541082 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 6144970 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6144970 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3563655 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3563655 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 144672 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 144672 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 142233 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 142233 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 9708625 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 9708625 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 9708625 # number of overall hits +system.cpu0.dcache.overall_hits::total 9708625 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 393929 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 393929 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1644577 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1644577 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9244 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 9244 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7866 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7866 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 2038506 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2038506 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 2038506 # number of overall misses +system.cpu0.dcache.overall_misses::total 2038506 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5542234631 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5542234631 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 82471404032 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 82471404032 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 94602484 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 94602484 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50293768 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 50293768 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 88013638663 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 88013638663 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 88013638663 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 88013638663 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6538899 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 6538899 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5208232 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5208232 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 153916 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 153916 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 150099 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 150099 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 11747131 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 11747131 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 11747131 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 11747131 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.060244 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.060244 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.315765 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.315765 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.060059 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.060059 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.052405 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.052405 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.173532 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.173532 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.173532 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.173532 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14069.120656 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14069.120656 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50147.487185 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 50147.487185 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10233.933795 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10233.933795 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6393.817442 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6393.817442 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 43175.560270 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 43175.560270 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 43175.560270 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 43175.560270 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 10878 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 5936 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 678 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 116 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 16.044248 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 51.172414 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 256103 # number of writebacks -system.cpu0.dcache.writebacks::total 256103 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 203673 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 203673 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1455296 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1455296 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 469 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 469 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1658969 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1658969 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1658969 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1658969 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 189514 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 189514 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 131191 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 131191 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8434 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8434 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7768 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7768 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 320705 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 320705 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 320705 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 320705 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2409533443 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2409533443 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5292752283 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5292752283 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 69541268 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 69541268 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34547232 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34547232 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7702285726 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 7702285726 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 7702285726 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 7702285726 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13436185037 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13436185037 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1206083884 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1206083884 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14642268921 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14642268921 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030225 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030225 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027245 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027245 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056819 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056819 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053573 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053573 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028931 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.028931 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028931 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.028931 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12714.276745 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12714.276745 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40343.867209 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40343.867209 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8245.348352 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8245.348352 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4447.377961 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4447.377961 # average StoreCondReq mshr miss latency +system.cpu0.dcache.writebacks::writebacks 278268 # number of writebacks +system.cpu0.dcache.writebacks::total 278268 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 201648 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 201648 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1493557 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1493557 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 632 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 632 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1695205 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1695205 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1695205 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1695205 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 192281 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 192281 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 151020 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 151020 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8612 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8612 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7866 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7866 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 343301 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 343301 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 343301 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 343301 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2438332267 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2438332267 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6681240000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6681240000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 70543016 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 70543016 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34562232 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34562232 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9119572267 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 9119572267 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 9119572267 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 9119572267 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 120538982283 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 120538982283 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1232045382 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1232045382 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 121771027665 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 121771027665 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.029406 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.029406 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.028996 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.028996 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.055953 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.055953 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.052405 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.052405 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029224 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.029224 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029224 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.029224 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12681.087923 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12681.087923 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44240.762813 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44240.762813 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8191.246633 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8191.246633 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4393.876430 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4393.876430 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24016.731033 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24016.731033 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24016.731033 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24016.731033 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 26564.362664 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26564.362664 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26564.362664 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26564.362664 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -2058,15 +1594,15 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 9293568 # Number of BP lookups -system.cpu1.branchPred.condPredicted 7630023 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 416409 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 5939121 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 5050753 # Number of BTB hits +system.cpu1.branchPred.lookups 8689698 # Number of BP lookups +system.cpu1.branchPred.condPredicted 7082612 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 415349 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 5570453 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 4730059 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 85.042096 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 798930 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 43976 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 84.913363 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 759549 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 43595 # Number of incorrect RAS predictions. system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -2090,25 +1626,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 42973192 # DTB read hits -system.cpu1.dtb.read_misses 37885 # DTB read misses -system.cpu1.dtb.write_hits 6980403 # DTB write hits -system.cpu1.dtb.write_misses 10788 # DTB write misses +system.cpu1.dtb.read_hits 21626734 # DTB read hits +system.cpu1.dtb.read_misses 38691 # DTB read misses +system.cpu1.dtb.write_hits 6575784 # DTB write hits +system.cpu1.dtb.write_misses 12298 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1925 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 2835 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.flush_entries 1712 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 3023 # Number of TLB faults due to alignment restrictions system.cpu1.dtb.prefetch_faults 279 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 681 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 43011077 # DTB read accesses -system.cpu1.dtb.write_accesses 6991191 # DTB write accesses +system.cpu1.dtb.perms_faults 600 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 21665425 # DTB read accesses +system.cpu1.dtb.write_accesses 6588082 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 49953595 # DTB hits -system.cpu1.dtb.misses 48673 # DTB misses -system.cpu1.dtb.accesses 50002268 # DTB accesses +system.cpu1.dtb.hits 28202518 # DTB hits +system.cpu1.dtb.misses 50989 # DTB misses +system.cpu1.dtb.accesses 28253507 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -2130,8 +1666,8 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 7723190 # ITB inst hits -system.cpu1.itb.inst_misses 5562 # ITB inst misses +system.cpu1.itb.inst_hits 7394895 # ITB inst hits +system.cpu1.itb.inst_misses 5860 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -2140,544 +1676,546 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1359 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1207 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1471 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1503 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 7728752 # ITB inst accesses -system.cpu1.itb.hits 7723190 # DTB hits -system.cpu1.itb.misses 5562 # DTB misses -system.cpu1.itb.accesses 7728752 # DTB accesses -system.cpu1.numCycles 413796923 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 7400755 # ITB inst accesses +system.cpu1.itb.hits 7394895 # DTB hits +system.cpu1.itb.misses 5860 # DTB misses +system.cpu1.itb.accesses 7400755 # DTB accesses +system.cpu1.numCycles 185247782 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 19367440 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 61322975 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 9293568 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 5849683 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 13369526 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 3346649 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 69265 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 80967245 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 6008 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 41697 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 1506074 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 288 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 7721399 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 552563 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 2913 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 117616541 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.638291 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 1.959867 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 18767441 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 58413381 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 8689698 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 5489608 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 12630025 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3326163 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 70879 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 38401480 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 5864 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 46813 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 1518730 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 309 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 7393189 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 549179 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 3073 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 73717325 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.969397 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.351920 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 104254528 88.64% 88.64% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 816257 0.69% 89.33% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 960958 0.82% 90.15% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1713992 1.46% 91.61% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1419991 1.21% 92.81% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 586388 0.50% 93.31% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1955965 1.66% 94.98% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 421912 0.36% 95.34% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 5486550 4.66% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 61095045 82.88% 82.88% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 712004 0.97% 83.84% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 939814 1.27% 85.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1614257 2.19% 87.31% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1180828 1.60% 88.91% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 579149 0.79% 89.70% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1971485 2.67% 92.37% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 418985 0.57% 92.94% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 5205758 7.06% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 117616541 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.022459 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.148196 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 20958094 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 81738883 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 11922126 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 807725 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2189713 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 1139186 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 101010 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 71114524 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 335626 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 2189713 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 22150930 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 33873368 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 43341870 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 11481154 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 4579506 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 67156903 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 160 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 681335 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 3069410 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 515 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 70770910 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 313189992 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 286825978 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 6578 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 50413534 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 20357376 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 766049 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 705865 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 8415941 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 12847707 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 8121662 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 1063533 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1519311 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 61868936 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 1182413 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 88920941 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 95302 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 13575964 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 36252507 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 283075 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 117616541 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.756024 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.499146 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 73717325 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.046909 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.315326 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 19856835 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 39689565 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 11370888 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 621997 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2178040 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 1113164 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 99384 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 67504859 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 329486 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 2178040 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 20884497 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 13732674 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 23091492 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 10921071 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 2909551 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 63553177 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 150 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 495727 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 1775459 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 454 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 67243012 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 295535307 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 271726361 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 4962 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 47019288 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 20223723 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 581683 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 523637 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 6484055 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 11835207 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 7683859 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 982260 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1485488 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 58475771 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 951228 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 65019700 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 99369 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 13400197 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 36106127 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 236520 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 73717325 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.882014 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.585621 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 86757290 73.76% 73.76% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 9288969 7.90% 81.66% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 4169197 3.54% 85.21% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 3602778 3.06% 88.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 10372979 8.82% 97.09% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1998574 1.70% 98.79% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 1065464 0.91% 99.69% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 282646 0.24% 99.93% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 78644 0.07% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 50542925 68.56% 68.56% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 7121407 9.66% 78.22% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 4031042 5.47% 83.69% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 3362905 4.56% 88.25% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 5367239 7.28% 95.53% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1894348 2.57% 98.10% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 1048738 1.42% 99.53% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 275398 0.37% 99.90% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 73323 0.10% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 117616541 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 73717325 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 32554 0.41% 0.41% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 991 0.01% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 7574498 95.71% 96.13% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 306293 3.87% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 33869 1.02% 1.02% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 996 0.03% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.05% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 2994112 90.44% 91.49% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 281623 8.51% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 14269 0.02% 0.02% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 37628828 42.32% 42.33% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 61233 0.07% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 12 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 10 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 1700 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 10 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.40% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 43862772 49.33% 91.73% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 7352107 8.27% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 12895 0.02% 0.02% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 35505233 54.61% 54.63% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 59031 0.09% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 1 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 14 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 10 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 1556 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 11 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.72% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 22501549 34.61% 89.33% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 6939400 10.67% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 88920941 # Type of FU issued -system.cpu1.iq.rate 0.214890 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 7914336 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.089004 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 303501191 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 76636250 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 54272980 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 15357 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 8072 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 6822 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 96812856 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 8152 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 352971 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 65019700 # Type of FU issued +system.cpu1.iq.rate 0.350988 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 3310600 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.050917 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 207206368 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 72837982 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 50730101 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 11167 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 5978 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 5058 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 68311542 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 5863 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 343642 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2867339 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 4206 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 17562 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1118674 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2877094 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3994 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 17361 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1094953 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 31965666 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 675765 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 11606945 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 675630 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2189713 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 26359334 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 362918 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 63155083 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 115853 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 12847707 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 8121662 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 886435 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 65883 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 4133 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 17562 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 204959 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 158107 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 363066 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 87182630 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 43355393 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1738311 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 2178040 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 10295917 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 191116 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 59545170 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 114100 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 11835207 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 7683859 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 664311 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 56460 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 4454 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 17361 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 204103 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 160517 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 364620 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 63283569 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 21990431 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1736131 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 103734 # number of nop insts executed -system.cpu1.iew.exec_refs 50641864 # number of memory reference insts executed -system.cpu1.iew.exec_branches 7379983 # Number of branches executed -system.cpu1.iew.exec_stores 7286471 # Number of stores executed -system.cpu1.iew.exec_rate 0.210689 # Inst execution rate -system.cpu1.iew.wb_sent 86418752 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 54279802 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 30301489 # num instructions producing a value -system.cpu1.iew.wb_consumers 53896999 # num instructions consuming a value +system.cpu1.iew.exec_nop 118171 # number of nop insts executed +system.cpu1.iew.exec_refs 28863200 # number of memory reference insts executed +system.cpu1.iew.exec_branches 6787528 # Number of branches executed +system.cpu1.iew.exec_stores 6872769 # Number of stores executed +system.cpu1.iew.exec_rate 0.341616 # Inst execution rate +system.cpu1.iew.wb_sent 62514610 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 50735159 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 28199774 # num instructions producing a value +system.cpu1.iew.wb_consumers 51433237 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.131175 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.562211 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.273877 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.548279 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 13446942 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 899338 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 317124 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 115426828 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.426339 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.379011 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 13377367 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 714708 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 317605 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 71539285 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.639790 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.672504 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 97406330 84.39% 84.39% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 9593486 8.31% 92.70% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 2169699 1.88% 94.58% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1301842 1.13% 95.71% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 990133 0.86% 96.56% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 584983 0.51% 97.07% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 1011097 0.88% 97.95% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 533551 0.46% 98.41% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1835707 1.59% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 55665383 77.81% 77.81% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 7811223 10.92% 88.73% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 2101815 2.94% 91.67% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1189986 1.66% 93.33% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 946066 1.32% 94.65% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 613597 0.86% 95.51% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 912617 1.28% 96.79% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 531458 0.74% 97.53% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1767140 2.47% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 115426828 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 38871006 # Number of instructions committed -system.cpu1.commit.committedOps 49210952 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 71539285 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 36096592 # Number of instructions committed +system.cpu1.commit.committedOps 45770088 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 16983356 # Number of memory references committed -system.cpu1.commit.loads 9980368 # Number of loads committed -system.cpu1.commit.membars 195496 # Number of memory barriers committed -system.cpu1.commit.branches 6424614 # Number of branches committed -system.cpu1.commit.fp_insts 6758 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 43923604 # Number of committed integer instructions. -system.cpu1.commit.function_calls 553281 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1835707 # number cycles where commit BW limit reached +system.cpu1.commit.refs 15547019 # Number of memory references committed +system.cpu1.commit.loads 8958113 # Number of loads committed +system.cpu1.commit.membars 191016 # Number of memory barriers committed +system.cpu1.commit.branches 5856523 # Number of branches committed +system.cpu1.commit.fp_insts 5022 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 40800338 # Number of committed integer instructions. +system.cpu1.commit.function_calls 520894 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1767140 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 175182622 # The number of ROB reads -system.cpu1.rob.rob_writes 127588630 # The number of ROB writes -system.cpu1.timesIdled 1428402 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 296180382 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 4796803337 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 38801367 # Number of Instructions Simulated -system.cpu1.committedOps 49141313 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 38801367 # Number of Instructions Simulated -system.cpu1.cpi 10.664493 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 10.664493 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.093769 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.093769 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 391717330 # number of integer regfile reads -system.cpu1.int_regfile_writes 56386728 # number of integer regfile writes -system.cpu1.fp_regfile_reads 5093 # number of floating regfile reads -system.cpu1.fp_regfile_writes 2344 # number of floating regfile writes -system.cpu1.misc_regfile_reads 202967536 # number of misc regfile reads -system.cpu1.misc_regfile_writes 722997 # number of misc regfile writes -system.cpu1.icache.tags.replacements 614130 # number of replacements -system.cpu1.icache.tags.tagsinuse 498.669942 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 7060189 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 614642 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 11.486669 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 74938249500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 498.669942 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.973965 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.973965 # Average percentage of cache occupancy +system.cpu1.rob.rob_reads 127901171 # The number of ROB reads +system.cpu1.rob.rob_writes 120555711 # The number of ROB writes +system.cpu1.timesIdled 777241 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 111530457 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 5026003021 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 36015814 # Number of Instructions Simulated +system.cpu1.committedOps 45689310 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 36015814 # Number of Instructions Simulated +system.cpu1.cpi 5.143512 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 5.143512 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.194420 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.194420 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 292255401 # number of integer regfile reads +system.cpu1.int_regfile_writes 53047565 # number of integer regfile writes +system.cpu1.fp_regfile_reads 3797 # number of floating regfile reads +system.cpu1.fp_regfile_writes 1766 # number of floating regfile writes +system.cpu1.misc_regfile_reads 133121160 # number of misc regfile reads +system.cpu1.misc_regfile_writes 545345 # number of misc regfile writes +system.cpu1.icache.tags.replacements 600500 # number of replacements +system.cpu1.icache.tags.tagsinuse 498.750005 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 6745926 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 601012 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 11.224278 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 74974413000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 498.750005 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.974121 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.974121 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 130 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 225 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 151 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 8336018 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 8336018 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 7060189 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 7060189 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 7060189 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 7060189 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 7060189 # number of overall hits -system.cpu1.icache.overall_hits::total 7060189 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 661158 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 661158 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 661158 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 661158 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 661158 # number of overall misses -system.cpu1.icache.overall_misses::total 661158 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8979670253 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 8979670253 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 8979670253 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 8979670253 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 8979670253 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 8979670253 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 7721347 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 7721347 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 7721347 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 7721347 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 7721347 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 7721347 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.085627 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.085627 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.085627 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.085627 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.085627 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.085627 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13581.731225 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13581.731225 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13581.731225 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13581.731225 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13581.731225 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13581.731225 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 3157 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_targets 541 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 208 # number of cycles access was blocked +system.cpu1.icache.tags.tag_accesses 7994182 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 7994182 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 6745926 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 6745926 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 6745926 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 6745926 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 6745926 # number of overall hits +system.cpu1.icache.overall_hits::total 6745926 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 647211 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 647211 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 647211 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 647211 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 647211 # number of overall misses +system.cpu1.icache.overall_misses::total 647211 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8801556837 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 8801556837 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 8801556837 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 8801556837 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 8801556837 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 8801556837 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 7393137 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 7393137 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 7393137 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 7393137 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 7393137 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 7393137 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.087542 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.087542 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.087542 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.087542 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.087542 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.087542 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13599.207734 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13599.207734 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13599.207734 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13599.207734 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13599.207734 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13599.207734 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 3107 # number of cycles access was blocked +system.cpu1.icache.blocked_cycles::no_targets 341 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 199 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 15.177885 # average number of cycles each access was blocked -system.cpu1.icache.avg_blocked_cycles::no_targets 541 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 15.613065 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_targets 341 # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46487 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 46487 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 46487 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 46487 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 46487 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 46487 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 614671 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 614671 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 614671 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 614671 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 614671 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 614671 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7323309836 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 7323309836 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7323309836 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 7323309836 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7323309836 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 7323309836 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 3568000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 3568000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 3568000 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 3568000 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.079607 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.079607 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.079607 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.079607 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.079607 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.079607 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11914.194481 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11914.194481 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11914.194481 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11914.194481 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11914.194481 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11914.194481 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46165 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 46165 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 46165 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 46165 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 46165 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 46165 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 601046 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 601046 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 601046 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 601046 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 601046 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 601046 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7178040035 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 7178040035 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7178040035 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 7178040035 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7178040035 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 7178040035 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 3605250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 3605250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 3605250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 3605250 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.081298 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.081298 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.081298 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.081298 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.081298 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.081298 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11942.580160 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11942.580160 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11942.580160 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11942.580160 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11942.580160 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11942.580160 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.tags.replacements 363457 # number of replacements -system.cpu1.dcache.tags.tagsinuse 485.510277 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 13025047 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 363822 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 35.800603 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 70981354000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 485.510277 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.948262 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.948262 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 365 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 0.712891 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 60307713 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 60307713 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 8518372 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 8518372 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 4270609 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 4270609 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 99866 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 99866 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 97035 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 97035 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 12788981 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 12788981 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 12788981 # number of overall hits -system.cpu1.dcache.overall_hits::total 12788981 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 402659 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 402659 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 1566002 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 1566002 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14224 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 14224 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10931 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10931 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 1968661 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 1968661 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 1968661 # number of overall misses -system.cpu1.dcache.overall_misses::total 1968661 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6122123976 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 6122123976 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 79209493026 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 79209493026 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131211992 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 131211992 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 58251087 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 58251087 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 85331617002 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 85331617002 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 85331617002 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 85331617002 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 8921031 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 8921031 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 5836611 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 5836611 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 114090 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 114090 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 107966 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 107966 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 14757642 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 14757642 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 14757642 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 14757642 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045136 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.045136 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.268307 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.268307 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.124674 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.124674 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101245 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.101245 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.133399 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.133399 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.133399 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.133399 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15204.239756 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15204.239756 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 50580.710003 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 50580.710003 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9224.690101 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9224.690101 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5328.980606 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5328.980606 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 43345.003026 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 43345.003026 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 43345.003026 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 43345.003026 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 29359 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 20069 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3274 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 177 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.967318 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 113.384181 # average number of cycles each access was blocked +system.cpu1.dcache.tags.replacements 339082 # number of replacements +system.cpu1.dcache.tags.tagsinuse 482.965075 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 12423447 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 339594 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 36.583235 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 71024759250 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 482.965075 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.943291 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.943291 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 174 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 319 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 57544569 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 57544569 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 8247311 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 8247311 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 3935666 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 3935666 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 94453 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 94453 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 92037 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 92037 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 12182977 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 12182977 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 12182977 # number of overall hits +system.cpu1.dcache.overall_hits::total 12182977 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 400036 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 400036 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 1501327 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 1501327 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13642 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 13642 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10758 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10758 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 1901363 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 1901363 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 1901363 # number of overall misses +system.cpu1.dcache.overall_misses::total 1901363 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6052529769 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 6052529769 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 75305143416 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 75305143416 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 124772740 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 124772740 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 57202570 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 57202570 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 81357673185 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 81357673185 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 81357673185 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 81357673185 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 8647347 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 8647347 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 5436993 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 5436993 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 108095 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 108095 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 102795 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 102795 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 14084340 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 14084340 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 14084340 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 14084340 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.046261 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.046261 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.276132 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.276132 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.126204 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.126204 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.104655 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.104655 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.134998 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.134998 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.134998 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.134998 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15129.962726 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15129.962726 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 50159.054900 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 50159.054900 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9146.220496 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9146.220496 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5317.212307 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5317.212307 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 42789.132420 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 42789.132420 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 42789.132420 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 42789.132420 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 27478 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 17677 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3226 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 175 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.517669 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 101.011429 # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 327725 # number of writebacks -system.cpu1.dcache.writebacks::total 327725 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 171279 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 171279 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1402802 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 1402802 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1455 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1455 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 1574081 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 1574081 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 1574081 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 1574081 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 231380 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 231380 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 163200 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 163200 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12769 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12769 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10931 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 10931 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 394580 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 394580 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 394580 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 394580 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2885564133 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2885564133 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 7076211500 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 7076211500 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 89844256 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 89844256 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 36388913 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 36388913 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 9961775633 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 9961775633 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 9961775633 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 9961775633 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169230997009 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169230997009 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 25854670209 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 25854670209 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 195085667218 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 195085667218 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025936 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025936 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027961 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027961 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.111920 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.111920 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101245 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101245 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026737 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.026737 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026737 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.026737 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12471.104387 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12471.104387 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43359.139093 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43359.139093 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7036.123111 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7036.123111 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3328.964688 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3328.964688 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 25246.529558 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25246.529558 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 25246.529558 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25246.529558 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 304166 # number of writebacks +system.cpu1.dcache.writebacks::total 304166 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 172051 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 172051 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1358464 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 1358464 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1244 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1244 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 1530515 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 1530515 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 1530515 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 1530515 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 227985 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 227985 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 142863 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 142863 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12398 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12398 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10758 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 10758 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 370848 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 370848 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 370848 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 370848 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2835218608 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2835218608 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5632564954 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5632564954 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 86730259 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 86730259 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 35684430 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 35684430 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8467783562 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 8467783562 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8467783562 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 8467783562 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 62130810008 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 62130810008 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 25850406364 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 25850406364 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 87981216372 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 87981216372 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026365 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.026365 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.026276 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.026276 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.114695 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.114695 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.104655 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.104655 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026331 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.026331 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026331 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.026331 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12435.987490 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12435.987490 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 39426.338198 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39426.338198 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 6995.504033 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6995.504033 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3317.013385 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3317.013385 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22833.569446 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22833.569446 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22833.569446 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22833.569446 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -2701,18 +2239,18 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1519280505301 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1519280505301 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1519280505301 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1519280505301 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1737834287366 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1737834287366 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1737834287366 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1737834287366 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 42637 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 45161 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 50394 # number of quiesce instructions executed +system.cpu1.kern.inst.quiesce 47884 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt index 2c40bbbf1..0d3018ad7 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt @@ -1,137 +1,137 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.526127 # Number of seconds simulated -sim_ticks 2526126762000 # Number of ticks simulated -final_tick 2526126762000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.526170 # Number of seconds simulated +sim_ticks 2526169857500 # Number of ticks simulated +final_tick 2526169857500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 60304 # Simulator instruction rate (inst/s) -host_op_rate 77594 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2525902204 # Simulator tick rate (ticks/s) -host_mem_usage 424400 # Number of bytes of host memory used -host_seconds 1000.09 # Real time elapsed on the host -sim_insts 60309150 # Number of instructions simulated -sim_ops 77600646 # Number of ops (including micro ops) simulated +host_inst_rate 58326 # Simulator instruction rate (inst/s) +host_op_rate 75048 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2443063970 # Simulator tick rate (ticks/s) +host_mem_usage 467448 # Number of bytes of host memory used +host_seconds 1034.02 # Real time elapsed on the host +sim_insts 60309637 # Number of instructions simulated +sim_ops 77601213 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 2752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 2880 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 797888 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093912 # Number of bytes read from this memory -system.physmem.bytes_read::total 129432344 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3783552 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 797632 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9095320 # Number of bytes read from this memory +system.physmem.bytes_read::total 129433624 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 797632 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 797632 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3785024 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6799624 # Number of bytes written to this memory +system.physmem.bytes_written::total 6801096 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 43 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 45 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12467 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142128 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096848 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59118 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 12463 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142150 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096868 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59141 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813136 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47320533 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1089 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 813159 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47319725 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1140 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 315854 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3599943 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51237470 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 315854 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 315854 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1497768 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1193951 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2691719 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1497768 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47320533 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1089 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 315748 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3600439 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51237103 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 315748 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 315748 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1498325 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1193931 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2692256 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1498325 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47319725 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1140 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 315854 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4793894 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53929189 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096848 # Number of read requests accepted -system.physmem.writeReqs 813136 # Number of write requests accepted -system.physmem.readBursts 15096848 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 813136 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 963809856 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 2388416 # Total number of bytes read from write queue -system.physmem.bytesWritten 6900096 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 129432344 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6799624 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 37319 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 705316 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4693 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 943581 # Per bank write bursts -system.physmem.perBankRdBursts::1 943177 # Per bank write bursts -system.physmem.perBankRdBursts::2 939217 # Per bank write bursts -system.physmem.perBankRdBursts::3 939246 # Per bank write bursts -system.physmem.perBankRdBursts::4 943119 # Per bank write bursts -system.physmem.perBankRdBursts::5 943143 # Per bank write bursts -system.physmem.perBankRdBursts::6 939192 # Per bank write bursts -system.physmem.perBankRdBursts::7 938854 # Per bank write bursts -system.physmem.perBankRdBursts::8 943994 # Per bank write bursts -system.physmem.perBankRdBursts::9 943547 # Per bank write bursts -system.physmem.perBankRdBursts::10 939009 # Per bank write bursts -system.physmem.perBankRdBursts::11 937977 # Per bank write bursts -system.physmem.perBankRdBursts::12 943925 # Per bank write bursts -system.physmem.perBankRdBursts::13 943586 # Per bank write bursts -system.physmem.perBankRdBursts::14 939160 # Per bank write bursts -system.physmem.perBankRdBursts::15 938802 # Per bank write bursts -system.physmem.perBankWrBursts::0 6706 # Per bank write bursts -system.physmem.perBankWrBursts::1 6463 # Per bank write bursts -system.physmem.perBankWrBursts::2 6599 # Per bank write bursts -system.physmem.perBankWrBursts::3 6631 # Per bank write bursts -system.physmem.perBankWrBursts::4 6542 # Per bank write bursts -system.physmem.perBankWrBursts::5 6795 # Per bank write bursts -system.physmem.perBankWrBursts::6 6787 # Per bank write bursts -system.physmem.perBankWrBursts::7 6728 # Per bank write bursts -system.physmem.perBankWrBursts::8 7129 # Per bank write bursts -system.physmem.perBankWrBursts::9 6879 # Per bank write bursts -system.physmem.perBankWrBursts::10 6534 # Per bank write bursts -system.physmem.perBankWrBursts::11 6185 # Per bank write bursts -system.physmem.perBankWrBursts::12 7139 # Per bank write bursts -system.physmem.perBankWrBursts::13 6761 # Per bank write bursts -system.physmem.perBankWrBursts::14 7032 # Per bank write bursts -system.physmem.perBankWrBursts::15 6904 # Per bank write bursts +system.physmem.bw_total::cpu.inst 315748 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4794370 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53929359 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096868 # Number of read requests accepted +system.physmem.writeReqs 813159 # Number of write requests accepted +system.physmem.readBursts 15096868 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 813159 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 960809152 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 5390400 # Total number of bytes read from write queue +system.physmem.bytesWritten 6824768 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 129433624 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6801096 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 84225 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706499 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4674 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 943297 # Per bank write bursts +system.physmem.perBankRdBursts::1 937033 # Per bank write bursts +system.physmem.perBankRdBursts::2 936962 # Per bank write bursts +system.physmem.perBankRdBursts::3 936535 # Per bank write bursts +system.physmem.perBankRdBursts::4 942693 # Per bank write bursts +system.physmem.perBankRdBursts::5 936569 # Per bank write bursts +system.physmem.perBankRdBursts::6 936319 # Per bank write bursts +system.physmem.perBankRdBursts::7 936043 # Per bank write bursts +system.physmem.perBankRdBursts::8 943596 # Per bank write bursts +system.physmem.perBankRdBursts::9 936992 # Per bank write bursts +system.physmem.perBankRdBursts::10 936414 # Per bank write bursts +system.physmem.perBankRdBursts::11 935912 # Per bank write bursts +system.physmem.perBankRdBursts::12 943556 # Per bank write bursts +system.physmem.perBankRdBursts::13 937007 # Per bank write bursts +system.physmem.perBankRdBursts::14 937039 # Per bank write bursts +system.physmem.perBankRdBursts::15 936676 # Per bank write bursts +system.physmem.perBankWrBursts::0 6606 # Per bank write bursts +system.physmem.perBankWrBursts::1 6375 # Per bank write bursts +system.physmem.perBankWrBursts::2 6521 # Per bank write bursts +system.physmem.perBankWrBursts::3 6552 # Per bank write bursts +system.physmem.perBankWrBursts::4 6461 # Per bank write bursts +system.physmem.perBankWrBursts::5 6711 # Per bank write bursts +system.physmem.perBankWrBursts::6 6720 # Per bank write bursts +system.physmem.perBankWrBursts::7 6668 # Per bank write bursts +system.physmem.perBankWrBursts::8 7045 # Per bank write bursts +system.physmem.perBankWrBursts::9 6826 # Per bank write bursts +system.physmem.perBankWrBursts::10 6497 # Per bank write bursts +system.physmem.perBankWrBursts::11 6136 # Per bank write bursts +system.physmem.perBankWrBursts::12 7072 # Per bank write bursts +system.physmem.perBankWrBursts::13 6672 # Per bank write bursts +system.physmem.perBankWrBursts::14 6956 # Per bank write bursts +system.physmem.perBankWrBursts::15 6819 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2526125654500 # Total gap between requests +system.physmem.totGap 2526168741500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 38 # Read request sizes (log2) system.physmem.readPktSize::3 14942208 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 154602 # Read request sizes (log2) +system.physmem.readPktSize::6 154622 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 754018 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 59118 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1175583 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1121241 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1077080 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3628602 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2607512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2594359 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2599949 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 53287 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 57711 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 21124 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 20900 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 20768 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20375 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20258 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20166 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 91 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 7 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59141 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1044851 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 985737 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 938636 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 947948 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 933228 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 933834 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2717841 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2709185 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3589675 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 37568 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 33871 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 34960 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 32201 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 30053 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 21726 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 21191 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 119 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 11 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see @@ -144,619 +144,147 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4767 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4894 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5081 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5199 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4872 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4884 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4830 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4806 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4793 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4788 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4794 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4795 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4787 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4809 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4821 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4801 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4805 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5153 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 65 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 85983 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 11289.547748 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 1006.032615 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16787.302098 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 23431 27.25% 27.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14045 16.33% 43.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 2670 3.11% 46.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2200 2.56% 49.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1296 1.51% 50.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1149 1.34% 52.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 926 1.08% 53.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 910 1.06% 54.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 583 0.68% 54.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 573 0.67% 55.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 527 0.61% 56.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 540 0.63% 56.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 283 0.33% 57.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 315 0.37% 57.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 148 0.17% 57.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 512 0.60% 58.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 103 0.12% 58.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 143 0.17% 58.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 77 0.09% 58.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 250 0.29% 58.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 57 0.07% 59.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 507 0.59% 59.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 36 0.04% 59.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 193 0.22% 59.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 17 0.02% 59.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 103 0.12% 60.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 18 0.02% 60.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 71 0.08% 60.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 17 0.02% 60.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 58 0.07% 60.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 16 0.02% 60.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 468 0.54% 60.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 10 0.01% 60.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 32 0.04% 60.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 13 0.02% 60.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 249 0.29% 61.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 8 0.01% 61.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 28 0.03% 61.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 7 0.01% 61.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 30 0.03% 61.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 8 0.01% 61.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 18 0.02% 61.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 6 0.01% 61.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 116 0.13% 61.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 10 0.01% 61.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 18 0.02% 61.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 4 0.00% 61.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 420 0.49% 61.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 7 0.01% 61.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 24 0.03% 61.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 6 0.01% 61.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 25 0.03% 61.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 6 0.01% 61.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 21 0.02% 62.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 6 0.01% 62.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 157 0.18% 62.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 5 0.01% 62.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 17 0.02% 62.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 9 0.01% 62.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 20 0.02% 62.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 11 0.01% 62.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 15 0.02% 62.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 13 0.02% 62.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 363 0.42% 62.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 9 0.01% 62.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 13 0.02% 62.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 7 0.01% 62.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 108 0.13% 62.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 18 0.02% 62.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 14 0.02% 62.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 12 0.01% 62.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 161 0.19% 63.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 8 0.01% 63.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 15 0.02% 63.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 2 0.00% 63.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 23 0.03% 63.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 6 0.01% 63.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 14 0.02% 63.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 4 0.00% 63.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 356 0.41% 63.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 5 0.01% 63.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 11 0.01% 63.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 11 0.01% 63.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 163 0.19% 63.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 2 0.00% 63.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 16 0.02% 63.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 2 0.00% 63.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 50 0.06% 63.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 6 0.01% 63.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 13 0.02% 63.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5831 4 0.00% 63.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 197 0.23% 64.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5959 3 0.00% 64.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 9 0.01% 64.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6087 7 0.01% 64.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 223 0.26% 64.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6215 4 0.00% 64.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6279 13 0.02% 64.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 5 0.01% 64.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 140 0.16% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6471 2 0.00% 64.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 8 0.01% 64.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 2 0.00% 64.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 88 0.10% 64.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6727 2 0.00% 64.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 14 0.02% 64.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6855 3 0.00% 64.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 158 0.18% 64.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 6 0.01% 64.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 14 0.02% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7111 1 0.00% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 345 0.40% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 1 0.00% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7303 5 0.01% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 8 0.01% 65.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 13 0.02% 65.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7495 4 0.00% 65.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7559 18 0.02% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 6 0.01% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 141 0.16% 65.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 2 0.00% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7815 6 0.01% 65.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 41 0.05% 65.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8007 2 0.00% 65.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 10 0.01% 65.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 399 0.46% 66.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8263 1 0.00% 66.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 36 0.04% 66.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8583 2 0.00% 66.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 130 0.15% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8903 2 0.00% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 5 0.01% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9095 1 0.00% 66.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 341 0.40% 66.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9351 3 0.00% 66.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 145 0.17% 66.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9543 1 0.00% 66.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9607 2 0.00% 66.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 78 0.09% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9799 2 0.00% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9863 3 0.00% 67.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 133 0.15% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 2 0.00% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10119 3 0.00% 67.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 212 0.25% 67.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10375 2 0.00% 67.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 150 0.17% 67.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10688-10695 1 0.00% 67.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 41 0.05% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10887 1 0.00% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10951 2 0.00% 67.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 153 0.18% 67.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11143 4 0.00% 67.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 349 0.41% 68.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 8 0.01% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11655 3 0.00% 68.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 141 0.16% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11911 3 0.00% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11968-11975 1 0.00% 68.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 94 0.11% 68.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12096-12103 2 0.00% 68.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12167 4 0.00% 68.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 334 0.39% 68.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12352-12359 1 0.00% 68.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 13 0.02% 68.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12679 3 0.00% 68.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12736-12743 1 0.00% 68.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 141 0.16% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12864-12871 1 0.00% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 6 0.01% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13127 1 0.00% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13191 2 0.00% 69.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 399 0.46% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13376-13383 1 0.00% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13447 1 0.00% 69.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 94 0.11% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13760-13767 2 0.00% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 2 0.00% 69.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13959 3 0.00% 69.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14016-14023 1 0.00% 69.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 214 0.25% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14144-14151 2 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 4 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14279 1 0.00% 69.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 420 0.49% 70.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 5 0.01% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14727 1 0.00% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 22 0.03% 70.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14983 1 0.00% 70.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 141 0.16% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15175 1 0.00% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15239 1 0.00% 70.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 335 0.39% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15431 1 0.00% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15495 1 0.00% 71.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15559 1 0.00% 71.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 80 0.09% 71.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15815 2 0.00% 71.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 5 0.01% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15936-15943 2 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16007 2 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16071 1 0.00% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 143 0.17% 71.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16263 6 0.01% 71.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 673 0.78% 72.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16512-16519 1 0.00% 72.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 144 0.17% 72.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 7 0.01% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16960-16967 2 0.00% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17024-17031 1 0.00% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 81 0.09% 72.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17280-17287 2 0.00% 72.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 336 0.39% 72.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17536-17543 2 0.00% 72.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 135 0.16% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17728-17735 1 0.00% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17792-17799 4 0.00% 72.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 25 0.03% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18048-18055 1 0.00% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18112-18119 1 0.00% 72.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 6 0.01% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18240-18247 1 0.00% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18304-18311 2 0.00% 72.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 419 0.49% 73.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18560-18567 2 0.00% 73.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 214 0.25% 73.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18752-18759 1 0.00% 73.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 4 0.00% 73.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19072-19079 1 0.00% 73.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 97 0.11% 73.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19264-19271 2 0.00% 73.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 2 0.00% 73.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 391 0.45% 74.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19584-19591 1 0.00% 74.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 10 0.01% 74.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19840-19847 3 0.00% 74.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19904-19911 1 0.00% 74.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 139 0.16% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20032-20039 1 0.00% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20160-20167 2 0.00% 74.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 13 0.02% 74.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20359 4 0.00% 74.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 331 0.38% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20608-20615 1 0.00% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20672-20679 1 0.00% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 94 0.11% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20800-20807 1 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20864-20871 1 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20928-20935 2 0.00% 75.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 142 0.17% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21120-21127 2 0.00% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21184-21191 1 0.00% 75.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 13 0.02% 75.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21376-21383 2 0.00% 75.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 343 0.40% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21632-21639 3 0.00% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21696-21703 1 0.00% 75.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 150 0.17% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21888-21895 1 0.00% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21952-21959 1 0.00% 75.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 38 0.04% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22080-22087 1 0.00% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22144-22151 3 0.00% 75.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 148 0.17% 76.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22400-22407 2 0.00% 76.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22464-22471 1 0.00% 76.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 208 0.24% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22656-22663 1 0.00% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22720-22727 2 0.00% 76.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 129 0.15% 76.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22848-22855 1 0.00% 76.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 76 0.09% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23104-23111 1 0.00% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23168-23175 2 0.00% 76.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 148 0.17% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 1 0.00% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23488-23495 1 0.00% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 338 0.39% 77.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 10 0.01% 77.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23936-23943 2 0.00% 77.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 128 0.15% 77.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24128-24135 1 0.00% 77.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24256-24263 2 0.00% 77.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 34 0.04% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24448-24455 4 0.00% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24512-24519 1 0.00% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 281 0.33% 77.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24640-24647 2 0.00% 77.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24704-24711 3 0.00% 77.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24768-24775 1 0.00% 77.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 36 0.04% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24960-24967 1 0.00% 77.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 132 0.15% 77.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25152-25159 1 0.00% 77.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25216-25223 1 0.00% 77.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 9 0.01% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 2 0.00% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25536-25543 1 0.00% 77.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 331 0.38% 78.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25728-25735 1 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25792-25799 1 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 146 0.17% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25920-25927 1 0.00% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25984-25991 1 0.00% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 78 0.09% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26176-26183 1 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26240-26247 2 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26304-26311 1 0.00% 78.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 128 0.15% 78.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26432-26439 1 0.00% 78.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26496-26503 6 0.01% 78.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26560-26567 1 0.00% 78.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 207 0.24% 78.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26688-26695 1 0.00% 78.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26752-26759 3 0.00% 78.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26816-26823 1 0.00% 78.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 146 0.17% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26944-26951 3 0.00% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27008-27015 1 0.00% 79.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 38 0.04% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27264-27271 1 0.00% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 151 0.18% 79.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27456-27463 1 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27520-27527 3 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27584-27591 2 0.00% 79.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 337 0.39% 79.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27712-27719 1 0.00% 79.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27840-27847 2 0.00% 79.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 13 0.02% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27968-27975 1 0.00% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28032-28039 1 0.00% 79.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 141 0.16% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28224-28231 1 0.00% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28288-28295 1 0.00% 79.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 97 0.11% 79.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28544-28551 5 0.01% 79.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28608-28615 4 0.00% 79.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 328 0.38% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28800-28807 1 0.00% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28864-28871 1 0.00% 80.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 12 0.01% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29056-29063 2 0.00% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29120-29127 1 0.00% 80.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 141 0.16% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29312-29319 1 0.00% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 7 0.01% 80.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29568-29575 3 0.00% 80.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 399 0.46% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29824-29831 1 0.00% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29888-29895 2 0.00% 81.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 90 0.10% 81.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30144-30151 2 0.00% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 5 0.01% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30336-30343 1 0.00% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30400-30407 1 0.00% 81.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 214 0.25% 81.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30528-30535 1 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30592-30599 3 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30656-30663 1 0.00% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 415 0.48% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30848-30855 2 0.00% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 5 0.01% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31040-31047 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31104-31111 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31168-31175 3 0.00% 81.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 21 0.02% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31360-31367 2 0.00% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31424-31431 1 0.00% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 138 0.16% 82.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 3 0.00% 82.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 338 0.39% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31872-31879 2 0.00% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31936-31943 1 0.00% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 78 0.09% 82.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32192-32199 1 0.00% 82.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 9 0.01% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32384-32391 1 0.00% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32448-32455 2 0.00% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 145 0.17% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32576-32583 1 0.00% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32640-32647 1 0.00% 82.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 671 0.78% 83.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32960-32967 1 0.00% 83.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 141 0.16% 83.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33152-33159 1 0.00% 83.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 7 0.01% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33344-33351 1 0.00% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33408-33415 4 0.00% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 85 0.10% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33600-33607 2 0.00% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33664-33671 1 0.00% 83.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33728-33735 1 0.00% 83.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 348 0.40% 84.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 136 0.16% 84.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 21 0.02% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34368-34375 1 0.00% 84.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34432-34439 3 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34496-34503 2 0.00% 84.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 8 0.01% 84.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34688-34695 2 0.00% 84.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 412 0.48% 84.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 212 0.25% 85.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 5 0.01% 85.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35456-35463 3 0.00% 85.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 91 0.11% 85.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 392 0.46% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35904-35911 1 0.00% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35968-35975 2 0.00% 85.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 8 0.01% 85.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 140 0.16% 85.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36480-36487 4 0.00% 85.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36544-36551 1 0.00% 85.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 12 0.01% 85.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 327 0.38% 86.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36928-36935 1 0.00% 86.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 90 0.10% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37248-37255 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37312-37319 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 141 0.16% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37440-37447 1 0.00% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37504-37511 3 0.00% 86.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 10 0.01% 86.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37696-37703 1 0.00% 86.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37760-37767 1 0.00% 86.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 334 0.39% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37952-37959 1 0.00% 86.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38080-38087 1 0.00% 86.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 149 0.17% 87.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38272-38279 1 0.00% 87.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 37 0.04% 87.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 2 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38592-38599 1 0.00% 87.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 150 0.17% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38784-38791 1 0.00% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38848-38855 1 0.00% 87.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 205 0.24% 87.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 127 0.15% 87.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 76 0.09% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39552-39559 2 0.00% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39616-39623 1 0.00% 87.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 146 0.17% 88.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 330 0.38% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40000-40007 1 0.00% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40064-40071 1 0.00% 88.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 7 0.01% 88.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40384-40391 1 0.00% 88.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 132 0.15% 88.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40576-40583 4 0.00% 88.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 37 0.04% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40896-40903 1 0.00% 88.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 277 0.32% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41088-41095 1 0.00% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41152-41159 1 0.00% 88.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 34 0.04% 88.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 128 0.15% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41600-41607 1 0.00% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 10 0.01% 89.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41856-41863 1 0.00% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41920-41927 1 0.00% 89.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 332 0.39% 89.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 142 0.17% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42368-42375 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42432-42439 1 0.00% 89.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 76 0.09% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42624-42631 2 0.00% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42688-42695 1 0.00% 89.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 131 0.15% 89.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42816-42823 1 0.00% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42880-42887 2 0.00% 89.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 208 0.24% 90.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 145 0.17% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43392-43399 1 0.00% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43456-43463 1 0.00% 90.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 36 0.04% 90.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43648-43655 2 0.00% 90.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 152 0.18% 90.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43840-43847 1 0.00% 90.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 340 0.40% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44160-44167 1 0.00% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44224-44231 1 0.00% 90.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 8 0.01% 91.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44416-44423 2 0.00% 91.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 144 0.17% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44608-44615 2 0.00% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44672-44679 2 0.00% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 94 0.11% 91.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 328 0.38% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45184-45191 3 0.00% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 12 0.01% 91.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45376-45383 1 0.00% 91.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 141 0.16% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45632-45639 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 11 0.01% 91.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45952-45959 1 0.00% 91.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 393 0.46% 92.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46272-46279 1 0.00% 92.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 91 0.11% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46464-46471 1 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46528-46535 1 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 4 0.00% 92.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46720-46727 2 0.00% 92.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 211 0.25% 92.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47040-47047 2 0.00% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 416 0.48% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47168-47175 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47232-47239 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47296-47303 1 0.00% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 4 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47488-47495 2 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47552-47559 1 0.00% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 32 0.04% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47744-47751 1 0.00% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47808-47815 2 0.00% 93.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 141 0.16% 93.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47936-47943 1 0.00% 93.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 335 0.39% 93.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 1 0.00% 93.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 74 0.09% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48512-48519 1 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 4 0.00% 93.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48768-48775 71 0.08% 93.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 140 0.16% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 4 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 2 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 1 0.00% 94.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5017 5.83% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49280-49287 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49408-49415 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49600-49607 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49792-49799 1 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50240-50247 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50304-50311 3 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50368-50375 1 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50432-50439 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50560-50567 2 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50624-50631 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50688-50695 4 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50752-50759 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50880-50887 2 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51008-51015 3 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51072-51079 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51136-51143 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51200-51207 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51328-51335 2 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51392-51399 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51456-51463 2 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51520-51527 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51968-51975 2 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 85983 # Bytes accessed per row activation -system.physmem.totQLat 365185132750 # Total ticks spent queuing -system.physmem.totMemAccLat 457949856500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 75297645000 # Total ticks spent in databus transfers -system.physmem.totBankLat 17467078750 # Total ticks spent accessing banks -system.physmem.avgQLat 24249.44 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1159.87 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1817 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1873 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5586 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5682 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5776 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5810 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5802 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6376 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6039 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5895 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6697 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6177 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5729 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5648 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 730 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 681 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 684 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 587 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 630 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 595 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 576 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 583 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 547 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 567 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 540 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 538 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 536 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 544 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 949853 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1012.832967 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 998.129194 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 95.600820 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 4614 0.49% 0.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3555 0.37% 0.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1868 0.20% 1.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1270 0.13% 1.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 998 0.11% 1.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 697 0.07% 1.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 628 0.07% 1.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 802 0.08% 1.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 935421 98.48% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 949853 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5541 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 2709.372676 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 121858.968991 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-524287 5537 99.93% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::524288-1.04858e+06 2 0.04% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2.09715e+06-2.62144e+06 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8.38861e+06-8.9129e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5541 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5541 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 19.245082 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.302826 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 7.619957 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3691 66.61% 66.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 16 0.29% 66.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 178 3.21% 70.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1008 18.19% 88.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 44 0.79% 89.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 25 0.45% 89.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 20 0.36% 89.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 16 0.29% 90.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 5 0.09% 90.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 2 0.04% 90.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 1 0.02% 90.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 1 0.02% 90.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.02% 90.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 2 0.04% 90.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 1 0.02% 90.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 143 2.58% 93.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 305 5.50% 98.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 21 0.38% 98.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 14 0.25% 99.15% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 20 0.36% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 15 0.27% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 5 0.09% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 3 0.05% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 1 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 3 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5541 # Writes before turning the bus around for reads +system.physmem.totQLat 571195583500 # Total ticks spent queuing +system.physmem.totMemAccLat 674382869750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 75063215000 # Total ticks spent in databus transfers +system.physmem.totBankLat 28124071250 # Total ticks spent accessing banks +system.physmem.avgQLat 38047.64 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1873.36 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30409.31 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 381.54 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.73 # Average achieved write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44921.00 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 380.34 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.70 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 51.24 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.69 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 3.00 # Data bus utilization in percentage -system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads +system.physmem.busUtil 2.99 # Data bus utilization in percentage +system.physmem.busUtilRead 2.97 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 14.56 # Average write queue length when enqueuing -system.physmem.readRowHits 14988012 # Number of row buffer hits during reads -system.physmem.writeRowHits 93348 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.53 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 86.58 # Row buffer hit rate for writes -system.physmem.avgGap 158776.13 # Average gap between requests -system.physmem.pageHitRate 99.43 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.53 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.avgRdQLen 7.11 # Average read queue length when enqueuing +system.physmem.avgWrQLen 26.53 # Average write queue length when enqueuing +system.physmem.readRowHits 14041195 # Number of row buffer hits during reads +system.physmem.writeRowHits 91389 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.53 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.68 # Row buffer hit rate for writes +system.physmem.avgGap 158778.41 # Average gap between requests +system.physmem.pageHitRate 93.47 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.34 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory @@ -769,58 +297,58 @@ system.realview.nvmem.bw_inst_read::cpu.inst 25 system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 54878485 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16149469 # Transaction distribution -system.membus.trans_dist::ReadResp 16149469 # Transaction distribution +system.membus.throughput 54878638 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16149508 # Transaction distribution +system.membus.trans_dist::ReadResp 16149508 # Transaction distribution system.membus.trans_dist::WriteReq 763349 # Transaction distribution system.membus.trans_dist::WriteResp 763349 # Transaction distribution -system.membus.trans_dist::Writeback 59118 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4690 # Transaction distribution +system.membus.trans_dist::Writeback 59141 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4671 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4693 # Transaction distribution -system.membus.trans_dist::ReadExReq 131452 # Transaction distribution -system.membus.trans_dist::ReadExResp 131452 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4674 # Transaction distribution +system.membus.trans_dist::ReadExReq 131433 # Transaction distribution +system.membus.trans_dist::ReadExResp 131433 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383044 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 2 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3760 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1885820 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4272628 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1885845 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4272653 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 29884416 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 29884416 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34157044 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 34157069 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390454 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 64 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7520 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16694304 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19092346 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16697056 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19095098 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 119537664 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 119537664 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 138630010 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 138630010 # Total data (bytes) +system.membus.tot_pkt_size::total 138632762 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 138632762 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1486866000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1487078000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3686500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3653000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17361359500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17362845500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4731205438 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4737809043 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 33737720957 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 37210156152 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.iobus.throughput 48266825 # Throughput (bytes/s) +system.iobus.throughput 48266001 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 16125556 # Transaction distribution system.iobus.trans_dist::ReadResp 16125556 # Transaction distribution system.iobus.trans_dist::WriteReq 8174 # Transaction distribution @@ -930,18 +458,18 @@ system.iobus.reqLayer25.occupancy 14942208000 # La system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) system.iobus.respLayer0.occupancy 2374870000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 40922322043 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) +system.iobus.respLayer1.occupancy 37245686848 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 14743416 # Number of BP lookups -system.cpu.branchPred.condPredicted 11827380 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 704687 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9504018 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7655579 # Number of BTB hits +system.cpu.branchPred.lookups 14755327 # Number of BP lookups +system.cpu.branchPred.condPredicted 11837490 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 706705 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9530563 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7665782 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.550973 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1397368 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72480 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 80.433674 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1400618 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72971 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -965,25 +493,25 @@ system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DT system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51180405 # DTB read hits -system.cpu.dtb.read_misses 65067 # DTB read misses -system.cpu.dtb.write_hits 11700451 # DTB write hits -system.cpu.dtb.write_misses 15748 # DTB write misses +system.cpu.dtb.read_hits 51187284 # DTB read hits +system.cpu.dtb.read_misses 65383 # DTB read misses +system.cpu.dtb.write_hits 11703682 # DTB write hits +system.cpu.dtb.write_misses 15916 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 3477 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2401 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 399 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 3484 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2464 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 408 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1377 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51245472 # DTB read accesses -system.cpu.dtb.write_accesses 11716199 # DTB write accesses +system.cpu.dtb.perms_faults 1363 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51252667 # DTB read accesses +system.cpu.dtb.write_accesses 11719598 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 62880856 # DTB hits -system.cpu.dtb.misses 80815 # DTB misses -system.cpu.dtb.accesses 62961671 # DTB accesses +system.cpu.dtb.hits 62890966 # DTB hits +system.cpu.dtb.misses 81299 # DTB misses +system.cpu.dtb.accesses 62972265 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1005,8 +533,8 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.inst_hits 11521970 # ITB inst hits -system.cpu.itb.inst_misses 11115 # ITB inst misses +system.cpu.itb.inst_hits 11527099 # ITB inst hits +system.cpu.itb.inst_misses 11249 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -1015,114 +543,114 @@ system.cpu.itb.flush_tlb 2 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2502 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2504 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2960 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2978 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 11533085 # ITB inst accesses -system.cpu.itb.hits 11521970 # DTB hits -system.cpu.itb.misses 11115 # DTB misses -system.cpu.itb.accesses 11533085 # DTB accesses -system.cpu.numCycles 477047952 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 11538348 # ITB inst accesses +system.cpu.itb.hits 11527099 # DTB hits +system.cpu.itb.misses 11249 # DTB misses +system.cpu.itb.accesses 11538348 # DTB accesses +system.cpu.numCycles 477119451 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 29756603 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 90277136 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14743416 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9052947 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 20141800 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4650225 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 121200 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 98195863 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2631 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 87675 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 2688966 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 386 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 11518528 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 709932 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5147 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 154198551 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.729959 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.081572 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 29745347 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 90343663 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14755327 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9066400 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 20160515 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 4659374 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 121718 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 98274067 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2638 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 88444 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 2690508 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 430 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 11523637 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 709778 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5230 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 154294046 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.730147 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.081756 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 134072201 86.95% 86.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1305405 0.85% 87.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1710070 1.11% 88.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2294026 1.49% 90.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2104673 1.36% 91.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1102818 0.72% 92.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2555300 1.66% 94.13% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 746086 0.48% 94.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8307972 5.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 134149007 86.94% 86.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1305162 0.85% 87.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1712027 1.11% 88.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2298089 1.49% 90.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2109453 1.37% 91.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1103374 0.72% 92.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2555030 1.66% 94.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 746204 0.48% 94.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8315700 5.39% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 154198551 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.030906 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.189241 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 31769851 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 100064901 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18067338 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1262749 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3033712 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1957542 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 172175 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 107250920 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 570386 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3033712 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 33504513 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 38619180 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 55176666 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 17578446 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6286034 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 102244327 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 450 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 980082 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4063460 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 782 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 106315700 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 473686161 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 432563323 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 10440 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 78727135 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 27588564 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1170552 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1076872 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12591466 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 19711121 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13300191 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1936389 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2436828 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 95079446 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983827 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 122895781 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 165904 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 18895197 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 47144933 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501515 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 154198551 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.796997 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.515893 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 154294046 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.030926 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.189352 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 31777956 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 100129696 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 18080387 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1265250 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3040757 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1958128 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 172070 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 107328179 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 570705 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3040757 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 33516419 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 38693091 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 55142047 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 17591419 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6310313 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 102323009 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 472 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1000039 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4066050 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 733 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 106393961 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 474042454 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 432890289 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 10421 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 78727775 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 27666185 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1171025 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1077190 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12642564 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 19725934 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13308899 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1965192 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2472766 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 95138203 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1987496 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 122932074 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 165549 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 18954995 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 47273204 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 505173 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 154294046 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.796739 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.515436 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 109876529 71.26% 71.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14361592 9.31% 80.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 6875815 4.46% 85.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5666847 3.68% 88.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12323021 7.99% 96.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2802995 1.82% 98.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1694666 1.10% 99.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 469725 0.30% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 127361 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 109928517 71.25% 71.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 14405522 9.34% 80.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 6874407 4.46% 85.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5677816 3.68% 88.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12311103 7.98% 96.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2805861 1.82% 98.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1693952 1.10% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 468083 0.30% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 128785 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 154198551 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 154294046 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 61834 0.70% 0.70% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 3 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 61713 0.70% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 4 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.70% # attempts to use FU when none available @@ -1150,437 +678,436 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.70% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.70% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.70% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8368136 94.62% 95.32% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 413820 4.68% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8365366 94.65% 95.35% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 411034 4.65% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 28518 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 57946622 47.15% 47.17% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93414 0.08% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 24 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 17 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 19 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.25% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52506141 42.72% 89.98% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12318913 10.02% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 57971139 47.16% 47.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93360 0.08% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 25 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 18 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 19 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52513425 42.72% 89.98% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12323457 10.02% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 122895781 # Type of FU issued -system.cpu.iq.rate 0.257617 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8843793 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071962 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 409057037 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 115975062 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85458771 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23247 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12478 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10297 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 131698673 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12383 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 624051 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 122932074 # Type of FU issued +system.cpu.iq.rate 0.257655 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8838117 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071894 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409219406 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 116097301 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85490758 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 23382 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12446 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10288 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 131729199 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12474 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 624027 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4056444 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6518 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 30236 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1568197 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4071144 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6793 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 30196 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1576838 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34108054 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 680529 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107946 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 680806 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3033712 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 30168583 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 433803 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 97285878 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 203457 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 19711121 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13300191 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1411588 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 113159 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3352 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 30236 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 349021 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 270487 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 619508 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 120819447 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 51867420 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2076334 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3040757 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 30225758 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 434257 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 97346977 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 205962 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 19725934 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13308899 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1415361 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 113324 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3429 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 30196 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 351437 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 270055 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 621492 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 120854906 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 51874598 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2077168 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 222605 # number of nop insts executed -system.cpu.iew.exec_refs 64079545 # number of memory reference insts executed -system.cpu.iew.exec_branches 11817660 # Number of branches executed -system.cpu.iew.exec_stores 12212125 # Number of stores executed -system.cpu.iew.exec_rate 0.253265 # Inst execution rate -system.cpu.iew.wb_sent 119878750 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85469068 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47006672 # num instructions producing a value -system.cpu.iew.wb_consumers 87538881 # num instructions consuming a value +system.cpu.iew.exec_nop 221278 # number of nop insts executed +system.cpu.iew.exec_refs 64090111 # number of memory reference insts executed +system.cpu.iew.exec_branches 11821235 # Number of branches executed +system.cpu.iew.exec_stores 12215513 # Number of stores executed +system.cpu.iew.exec_rate 0.253301 # Inst execution rate +system.cpu.iew.wb_sent 119911072 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85501046 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47029089 # num instructions producing a value +system.cpu.iew.wb_consumers 87607932 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.179162 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.536980 # average fanout of values written-back +system.cpu.iew.wb_rate 0.179203 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.536813 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 18642428 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1482312 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 534972 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 151164839 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.514346 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.491788 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 18687715 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1482323 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 537083 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 151253289 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.514049 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.489960 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 122735782 81.19% 81.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 14630083 9.68% 90.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3890528 2.57% 93.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2132680 1.41% 94.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1607271 1.06% 95.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 973341 0.64% 96.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1599818 1.06% 97.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 715537 0.47% 98.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2879799 1.91% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 122784132 81.18% 81.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 14644365 9.68% 90.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3917692 2.59% 93.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2132798 1.41% 94.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1620432 1.07% 95.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 975760 0.65% 96.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1598249 1.06% 97.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 715459 0.47% 98.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2864402 1.89% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 151164839 # Number of insts commited each cycle -system.cpu.commit.committedInsts 60459531 # Number of instructions committed -system.cpu.commit.committedOps 77751027 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 151253289 # Number of insts commited each cycle +system.cpu.commit.committedInsts 60460018 # Number of instructions committed +system.cpu.commit.committedOps 77751594 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27386671 # Number of memory references committed -system.cpu.commit.loads 15654677 # Number of loads committed -system.cpu.commit.membars 403573 # Number of memory barriers committed -system.cpu.commit.branches 10306328 # Number of branches committed +system.cpu.commit.refs 27386851 # Number of memory references committed +system.cpu.commit.loads 15654790 # Number of loads committed +system.cpu.commit.membars 403577 # Number of memory barriers committed +system.cpu.commit.branches 10306380 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 69191102 # Number of committed integer instructions. -system.cpu.commit.function_calls 991248 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2879799 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 69191623 # Number of committed integer instructions. +system.cpu.commit.function_calls 991253 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2864402 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 242830080 # The number of ROB reads -system.cpu.rob.rob_writes 195907164 # The number of ROB writes -system.cpu.timesIdled 1776346 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 322849401 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4575122538 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 60309150 # Number of Instructions Simulated -system.cpu.committedOps 77600646 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 60309150 # Number of Instructions Simulated -system.cpu.cpi 7.910043 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.910043 # CPI: Total CPI of All Threads -system.cpu.ipc 0.126422 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.126422 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 548535745 # number of integer regfile reads -system.cpu.int_regfile_writes 87515632 # number of integer regfile writes -system.cpu.fp_regfile_reads 8349 # number of floating regfile reads -system.cpu.fp_regfile_writes 2926 # number of floating regfile writes -system.cpu.misc_regfile_reads 268179441 # number of misc regfile reads -system.cpu.misc_regfile_writes 1173225 # number of misc regfile writes -system.cpu.toL2Bus.throughput 58877700 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2658609 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2658608 # Transaction distribution +system.cpu.rob.rob_reads 242979782 # The number of ROB reads +system.cpu.rob.rob_writes 196005989 # The number of ROB writes +system.cpu.timesIdled 1777234 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 322825405 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4575137230 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 60309637 # Number of Instructions Simulated +system.cpu.committedOps 77601213 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 60309637 # Number of Instructions Simulated +system.cpu.cpi 7.911164 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.911164 # CPI: Total CPI of All Threads +system.cpu.ipc 0.126404 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.126404 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 548697999 # number of integer regfile reads +system.cpu.int_regfile_writes 87552825 # number of integer regfile writes +system.cpu.fp_regfile_reads 8408 # number of floating regfile reads +system.cpu.fp_regfile_writes 2932 # number of floating regfile writes +system.cpu.misc_regfile_reads 268236665 # number of misc regfile reads +system.cpu.misc_regfile_writes 1173235 # number of misc regfile writes +system.cpu.toL2Bus.throughput 58867266 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2659080 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2659079 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 763349 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 763349 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 607534 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2957 # Transaction distribution -system.cpu.toL2Bus.trans_dist::SCUpgradeReq 12 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2969 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 246101 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 246101 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1963183 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5795840 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 30059 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 127673 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7916755 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 62784704 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 85494778 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 40536 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 211580 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 148531598 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 148531598 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 200936 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3128807668 # Layer occupancy (ticks) +system.cpu.toL2Bus.trans_dist::Writeback 607635 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2959 # Transaction distribution +system.cpu.toL2Bus.trans_dist::SCUpgradeReq 16 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2975 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 246069 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 246069 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1961962 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5796085 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 30498 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 129069 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7917614 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 62744960 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 85505466 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 40992 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 214572 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 148505990 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 148505990 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 202724 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3129185667 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1475592252 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1474638965 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2550083892 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2549207556 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 19930988 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 20255489 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 74876053 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 75530794 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 981505 # number of replacements -system.cpu.icache.tags.tagsinuse 511.575357 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 10456797 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 982017 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 10.648285 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 6907075250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.575357 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.999171 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.999171 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 980897 # number of replacements +system.cpu.icache.tags.tagsinuse 511.570903 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 10462766 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 981409 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 10.660964 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 6958078250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.570903 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.999162 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.999162 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 219 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 160 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 133 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 217 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 161 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 12500448 # Number of tag accesses -system.cpu.icache.tags.data_accesses 12500448 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 10456797 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 10456797 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 10456797 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 10456797 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 10456797 # number of overall hits -system.cpu.icache.overall_hits::total 10456797 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1061602 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1061602 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1061602 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1061602 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1061602 # number of overall misses -system.cpu.icache.overall_misses::total 1061602 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14273209676 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14273209676 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14273209676 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14273209676 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14273209676 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14273209676 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 11518399 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 11518399 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 11518399 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 11518399 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 11518399 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 11518399 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.092166 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.092166 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.092166 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.092166 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.092166 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.092166 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13444.972481 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13444.972481 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13444.972481 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13444.972481 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13444.972481 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13444.972481 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 6382 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 12504958 # Number of tag accesses +system.cpu.icache.tags.data_accesses 12504958 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 10462766 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 10462766 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 10462766 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 10462766 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 10462766 # number of overall hits +system.cpu.icache.overall_hits::total 10462766 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060743 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060743 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060743 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060743 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060743 # number of overall misses +system.cpu.icache.overall_misses::total 1060743 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14268635888 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14268635888 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14268635888 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14268635888 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14268635888 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14268635888 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 11523509 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 11523509 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 11523509 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 11523509 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 11523509 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 11523509 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.092050 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.092050 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.092050 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.092050 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.092050 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.092050 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13451.548479 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13451.548479 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13451.548479 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13451.548479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13451.548479 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13451.548479 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 7798 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 332 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 344 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 19.222892 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 22.668605 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79552 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79552 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79552 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79552 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79552 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79552 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 982050 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 982050 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 982050 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 982050 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 982050 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 982050 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11590658741 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11590658741 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11590658741 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11590658741 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11590658741 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11590658741 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 8870000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 8870000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 8870000 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 8870000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085259 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.085259 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085259 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.085259 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11802.513865 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11802.513865 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11802.513865 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11802.513865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11802.513865 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11802.513865 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79293 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 79293 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 79293 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 79293 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 79293 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 79293 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 981450 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 981450 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 981450 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 981450 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 981450 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 981450 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11587546773 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11587546773 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11587546773 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11587546773 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11587546773 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11587546773 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 9345000 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 9345000 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 9345000 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 9345000 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085169 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.085169 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085169 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.085169 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11806.558432 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11806.558432 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11806.558432 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11806.558432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11806.558432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11806.558432 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 64371 # number of replacements -system.cpu.l2cache.tags.tagsinuse 51367.805522 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1886658 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 129763 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 14.539260 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 2490785434500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 36937.207333 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 28.555690 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000373 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 8169.178837 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 6232.863288 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.563617 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000436 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 64391 # number of replacements +system.cpu.l2cache.tags.tagsinuse 51374.630920 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1887139 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 129786 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 14.540390 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 2490832751500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 36918.668159 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 31.305745 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000374 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 8179.061871 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 6245.594773 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.563334 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000478 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124652 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.095106 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.783811 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 21 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65371 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 20 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 355 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3048 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6928 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55002 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000320 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997482 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 18785683 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 18785683 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52852 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10132 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 968531 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 386919 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1418434 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607534 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607534 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 40 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 40 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 9 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 9 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112876 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112876 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 52852 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10132 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 968531 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 499795 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1531310 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 52852 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10132 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 968531 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 499795 # number of overall hits -system.cpu.l2cache.overall_hits::total 1531310 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 43 # number of ReadReq misses +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124803 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.095300 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.783915 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 23 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65372 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 23 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3052 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6933 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54996 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000351 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997498 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 18788998 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 18788998 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 53598 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10246 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967912 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 386978 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1418734 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607635 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607635 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 46 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 46 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 13 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 13 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 112878 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112878 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 53598 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 10246 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967912 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 499856 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1531612 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 53598 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 10246 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967912 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 499856 # number of overall hits +system.cpu.l2cache.overall_hits::total 1531612 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 45 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12359 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10705 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23109 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2917 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2917 # number of UpgradeReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12357 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10744 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23148 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2913 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2913 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133225 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133225 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 43 # number of demand (read+write) misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133191 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133191 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 45 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12359 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143930 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156334 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 43 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 12357 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143935 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156339 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 45 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12359 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143930 # number of overall misses -system.cpu.l2cache.overall_misses::total 156334 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3808750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 158000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 901494000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 813359500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1718820250 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 465980 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 465980 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9840326977 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9840326977 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3808750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 158000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 901494000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10653686477 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11559147227 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3808750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 158000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 901494000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10653686477 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11559147227 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52895 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10134 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 980890 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397624 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1441543 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607534 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607534 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2957 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2957 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 12 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 12 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246101 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246101 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52895 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10134 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 980890 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643725 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1687644 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52895 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10134 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 980890 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643725 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1687644 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000813 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000197 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012600 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026922 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.016031 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986473 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986473 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.250000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.250000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541343 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541343 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000813 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000197 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012600 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223589 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.092634 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000813 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000197 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012600 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223589 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.092634 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88575.581395 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 79000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72942.309248 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75979.402149 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 74378.824268 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 159.746315 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 159.746315 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73862.465581 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73862.465581 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88575.581395 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 79000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72942.309248 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74019.915772 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73938.792758 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88575.581395 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 79000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72942.309248 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74019.915772 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73938.792758 # average overall miss latency +system.cpu.l2cache.overall_misses::cpu.inst 12357 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143935 # number of overall misses +system.cpu.l2cache.overall_misses::total 156339 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3974500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 412000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 905251250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 810262998 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1719900748 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 510978 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 510978 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9827066492 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9827066492 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3974500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 412000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 905251250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10637329490 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11546967240 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3974500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 412000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 905251250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10637329490 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11546967240 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 53643 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10248 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 980269 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397722 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1441882 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607635 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607635 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2959 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2959 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 16 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 16 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246069 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246069 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 53643 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 10248 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 980269 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643791 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1687951 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 53643 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 10248 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 980269 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643791 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1687951 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000839 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000195 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012606 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.027014 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.016054 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.984454 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.984454 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.187500 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.187500 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541275 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541275 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000839 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000195 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012606 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223574 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.092621 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000839 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000195 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012606 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223574 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.092621 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88322.222222 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 206000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73258.173505 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75415.394453 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 74300.187835 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 175.412976 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 175.412976 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73781.760720 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73781.760720 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88322.222222 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 206000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73258.173505 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73903.702991 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73858.520523 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88322.222222 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 206000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73258.173505 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73903.702991 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73858.520523 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1589,109 +1116,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59118 # number of writebacks -system.cpu.l2cache.writebacks::total 59118 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 13 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 67 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 59141 # number of writebacks +system.cpu.l2cache.writebacks::total 59141 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 65 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 80 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 67 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 65 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 80 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 67 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 65 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 80 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 43 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 45 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12346 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10638 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 23029 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2917 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2917 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12342 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10679 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23068 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2913 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2913 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133225 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133225 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 43 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133191 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133191 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 45 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12346 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143863 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156254 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 43 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12342 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143870 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156259 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 45 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12346 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143863 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156254 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3278250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 133500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 745356250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 676470750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1425238750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29172917 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29172917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12342 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143870 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156259 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3417500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 387500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 749197750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 673040498 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1426043248 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29132913 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29132913 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 30003 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 30003 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8180809023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8180809023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3278250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 133500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 745356250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8857279773 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9606047773 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3278250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 133500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 745356250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8857279773 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9606047773 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 6336999 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166942244250 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166948581249 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 17449661616 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 17449661616 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 6336999 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 184391905866 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184398242865 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026754 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015975 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986473 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986473 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.250000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223485 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.092587 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000813 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000197 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012587 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223485 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.092587 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 66750 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60372.286571 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63590.031021 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61888.868383 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8170239508 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8170239508 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3417500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 387500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 749197750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8843280006 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9596282756 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3417500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 387500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 749197750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8843280006 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9596282756 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 6814499 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166942562250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166949376749 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 17458567530 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 17458567530 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 6814499 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 184401129780 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184407944279 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026850 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015999 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.984454 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.984454 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.187500 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.187500 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541275 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541275 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223473 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.092573 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000839 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000195 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012590 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223473 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.092573 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 193750 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60703.107276 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63024.674408 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61819.110803 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61405.960015 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61405.960015 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 66750 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60372.286571 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61567.461912 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61477.131933 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76238.372093 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 66750 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60372.286571 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61567.461912 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61477.131933 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61342.279193 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61342.279193 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 193750 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60703.107276 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61467.157893 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61412.672268 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 75944.444444 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 193750 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60703.107276 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61467.157893 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61412.672268 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1701,168 +1228,168 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 643213 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.993295 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 21506846 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 643725 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 33.409990 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 42602250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.993295 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 643279 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.993228 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 21514190 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 643791 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 33.417973 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 43094250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.993228 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999987 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999987 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 196 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 299 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 20 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 101509393 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 101509393 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 13753990 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13753990 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7259407 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7259407 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 242755 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 242755 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 247595 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247595 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21013397 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21013397 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21013397 # number of overall hits -system.cpu.dcache.overall_hits::total 21013397 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 736321 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 736321 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2962815 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2962815 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13522 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13522 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 12 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 12 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3699136 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3699136 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3699136 # number of overall misses -system.cpu.dcache.overall_misses::total 3699136 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10001713308 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10001713308 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 140180267525 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 140180267525 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 184727500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 184727500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 193503 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 193503 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 150181980833 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 150181980833 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 150181980833 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 150181980833 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14490311 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14490311 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10222222 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222222 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256277 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256277 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 247607 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247607 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24712533 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24712533 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24712533 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24712533 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050815 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050815 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289841 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289841 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052763 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052763 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000048 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000048 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.149687 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.149687 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.149687 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.149687 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13583.360121 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13583.360121 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47313.202993 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47313.202993 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13661.255731 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13661.255731 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16125.250000 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16125.250000 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 40599.205012 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 40599.205012 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 40599.205012 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 40599.205012 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 30576 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 27091 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2628 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 288 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.634703 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 94.065972 # average number of cycles each access was blocked +system.cpu.dcache.tags.tag_accesses 101537487 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 101537487 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 13760648 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13760648 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7259865 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7259865 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242998 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242998 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 247594 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247594 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 21020513 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21020513 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21020513 # number of overall hits +system.cpu.dcache.overall_hits::total 21020513 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 736359 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 736359 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2962417 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2962417 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13527 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13527 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 16 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 16 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3698776 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3698776 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3698776 # number of overall misses +system.cpu.dcache.overall_misses::total 3698776 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9982812336 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9982812336 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 139744433579 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 139744433579 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 185287000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 185287000 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 245503 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 245503 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 149727245915 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 149727245915 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 149727245915 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 149727245915 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14497007 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14497007 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222282 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222282 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256525 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256525 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 247610 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247610 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 24719289 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24719289 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24719289 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24719289 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050794 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050794 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289800 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289800 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052732 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052732 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000065 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000065 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.149631 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.149631 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.149631 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.149631 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13556.991000 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13556.991000 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47172.438444 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47172.438444 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13697.567827 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13697.567827 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15343.937500 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15343.937500 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 40480.214513 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 40480.214513 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 40480.214513 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 40480.214513 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 31777 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 23524 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2637 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 274 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 12.050436 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 85.854015 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607534 # number of writebacks -system.cpu.dcache.writebacks::total 607534 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350801 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 350801 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2713841 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2713841 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1334 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1334 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3064642 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3064642 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3064642 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3064642 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385520 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385520 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248974 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 248974 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12188 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12188 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 12 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 12 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634494 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634494 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634494 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634494 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4971012627 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4971012627 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11323926285 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11323926285 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 145258250 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 145258250 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 169497 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 169497 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16294938912 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 16294938912 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16294938912 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 16294938912 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182335926750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182335926750 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26847444003 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26847444003 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 209183370753 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 209183370753 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026605 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026605 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024356 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024356 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047558 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047558 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000048 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000048 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025675 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025675 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025675 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025675 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12894.305424 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12894.305424 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45482.364765 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45482.364765 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11918.136692 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11918.136692 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 14124.750000 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14124.750000 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25681.785662 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 25681.785662 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25681.785662 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 25681.785662 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 607635 # number of writebacks +system.cpu.dcache.writebacks::total 607635 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350728 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 350728 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2713476 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2713476 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1349 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1349 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3064204 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3064204 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3064204 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3064204 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385631 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385631 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248941 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 248941 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12178 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12178 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 16 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 16 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 634572 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634572 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634572 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634572 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4967633608 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4967633608 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11307381788 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11307381788 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 145644250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 145644250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 213497 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 213497 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16275015396 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 16275015396 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16275015396 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 16275015396 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182336207250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182336207250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26867769000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26867769000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 209203976250 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 209203976250 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026601 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026601 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047473 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047473 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000065 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000065 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025671 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025671 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025671 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025671 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12881.831616 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12881.831616 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45421.934466 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45421.934466 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11959.619806 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11959.619806 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13343.562500 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13343.562500 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25647.232144 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25647.232144 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25647.232144 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 25647.232144 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1886,10 +1413,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1499139103043 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1499139103043 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1499139103043 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1499139103043 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1715151162848 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1715151162848 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1715151162848 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1715151162848 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt index c90f786a8..8e01cba8d 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt @@ -1,168 +1,172 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.403672 # Number of seconds simulated -sim_ticks 2403671650000 # Number of ticks simulated -final_tick 2403671650000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.403854 # Number of seconds simulated +sim_ticks 2403853586500 # Number of ticks simulated +final_tick 2403853586500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 179946 # Simulator instruction rate (inst/s) -host_op_rate 231118 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 7169234406 # Simulator tick rate (ticks/s) -host_mem_usage 425424 # Number of bytes of host memory used -host_seconds 335.28 # Real time elapsed on the host -sim_insts 60331512 # Number of instructions simulated -sim_ops 77488235 # Number of ops (including micro ops) simulated +host_inst_rate 171159 # Simulator instruction rate (inst/s) +host_op_rate 219830 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 6819657603 # Simulator tick rate (ticks/s) +host_mem_usage 469520 # Number of bytes of host memory used +host_seconds 352.49 # Real time elapsed on the host +sim_insts 60331708 # Number of instructions simulated +sim_ops 77487722 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::realview.clcd 114819072 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 512456 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 7063576 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 512776 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 7053720 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 64640 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 678080 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 63616 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 681152 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.dtb.walker 640 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 186240 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 1335136 # Number of bytes read from this memory -system.physmem.bytes_read::total 124660096 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 512456 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 64640 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 186240 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 763336 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3743616 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1298488 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 159300 # Number of bytes written to this memory -system.physmem.bytes_written::cpu2.data 1558028 # Number of bytes written to this memory -system.physmem.bytes_written::total 6759432 # Number of bytes written to this memory +system.physmem.bytes_read::cpu2.itb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 186368 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 1342304 # Number of bytes read from this memory +system.physmem.bytes_read::total 124659968 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 512776 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 63616 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 186368 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 762760 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3743360 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1298364 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 159256 # Number of bytes written to this memory +system.physmem.bytes_written::cpu2.data 1558196 # Number of bytes written to this memory +system.physmem.bytes_written::total 6759176 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14352384 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 14219 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 110404 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 14224 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 110250 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1010 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 10595 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 994 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 10643 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.dtb.walker 10 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 2910 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 20869 # Number of read requests responded to by this memory -system.physmem.num_reads::total 14512405 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 58494 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 324622 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 39825 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu2.data 389507 # Number of write requests responded to by this memory -system.physmem.num_writes::total 812448 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47768202 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu2.itb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 2912 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 20981 # Number of read requests responded to by this memory +system.physmem.num_reads::total 14512403 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 58490 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 324591 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 39814 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu2.data 389549 # Number of write requests responded to by this memory +system.physmem.num_writes::total 812444 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47764586 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 53 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 213197 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 2938661 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 213314 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 2934338 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 26892 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 282102 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 26464 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 283358 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu2.dtb.walker 266 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 77481 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 555457 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51862365 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 213197 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 26892 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 77481 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 317571 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1557457 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 540210 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 66274 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu2.data 648187 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2812128 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1557457 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47768202 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu2.itb.walker 27 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 77529 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 558397 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51858386 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 213314 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 26464 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 77529 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 317307 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1557233 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 540118 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 66250 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu2.data 648208 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2811809 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1557233 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47764586 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 53 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 213197 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3478871 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 213314 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3474456 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 26892 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 348375 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 26464 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 349609 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu2.dtb.walker 266 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 77481 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1203644 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54674493 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 13478771 # Number of read requests accepted -system.physmem.writeReqs 446331 # Number of write requests accepted -system.physmem.readBursts 13478771 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 446331 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 862641344 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue -system.physmem.bytesWritten 2859200 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 109811808 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 2805264 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 401653 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 2355 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 837730 # Per bank write bursts -system.physmem.perBankRdBursts::1 837384 # Per bank write bursts -system.physmem.perBankRdBursts::2 837568 # Per bank write bursts -system.physmem.perBankRdBursts::3 837998 # Per bank write bursts -system.physmem.perBankRdBursts::4 839137 # Per bank write bursts -system.physmem.perBankRdBursts::5 839827 # Per bank write bursts -system.physmem.perBankRdBursts::6 839940 # Per bank write bursts -system.physmem.perBankRdBursts::7 841195 # Per bank write bursts -system.physmem.perBankRdBursts::8 842685 # Per bank write bursts -system.physmem.perBankRdBursts::9 845257 # Per bank write bursts -system.physmem.perBankRdBursts::10 845425 # Per bank write bursts -system.physmem.perBankRdBursts::11 845905 # Per bank write bursts -system.physmem.perBankRdBursts::12 847162 # Per bank write bursts -system.physmem.perBankRdBursts::13 848062 # Per bank write bursts -system.physmem.perBankRdBursts::14 846854 # Per bank write bursts -system.physmem.perBankRdBursts::15 846642 # Per bank write bursts -system.physmem.perBankWrBursts::0 2730 # Per bank write bursts -system.physmem.perBankWrBursts::1 2572 # Per bank write bursts -system.physmem.perBankWrBursts::2 2588 # Per bank write bursts -system.physmem.perBankWrBursts::3 3028 # Per bank write bursts -system.physmem.perBankWrBursts::4 3463 # Per bank write bursts -system.physmem.perBankWrBursts::5 3194 # Per bank write bursts -system.physmem.perBankWrBursts::6 2521 # Per bank write bursts -system.physmem.perBankWrBursts::7 2322 # Per bank write bursts -system.physmem.perBankWrBursts::8 2234 # Per bank write bursts -system.physmem.perBankWrBursts::9 2386 # Per bank write bursts -system.physmem.perBankWrBursts::10 2377 # Per bank write bursts -system.physmem.perBankWrBursts::11 2814 # Per bank write bursts -system.physmem.perBankWrBursts::12 3729 # Per bank write bursts -system.physmem.perBankWrBursts::13 3501 # Per bank write bursts -system.physmem.perBankWrBursts::14 2651 # Per bank write bursts -system.physmem.perBankWrBursts::15 2565 # Per bank write bursts +system.physmem.bw_total::cpu2.itb.walker 27 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 77529 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1206604 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54670195 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 13446822 # Number of read requests accepted +system.physmem.writeReqs 446449 # Number of write requests accepted +system.physmem.readBursts 13446822 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 446449 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 860596480 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 128 # Total number of bytes read from write queue +system.physmem.bytesWritten 2823168 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 109564448 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 2810956 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 2 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 402307 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 2362 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 835680 # Per bank write bursts +system.physmem.perBankRdBursts::1 835344 # Per bank write bursts +system.physmem.perBankRdBursts::2 835508 # Per bank write bursts +system.physmem.perBankRdBursts::3 835965 # Per bank write bursts +system.physmem.perBankRdBursts::4 837088 # Per bank write bursts +system.physmem.perBankRdBursts::5 837779 # Per bank write bursts +system.physmem.perBankRdBursts::6 837907 # Per bank write bursts +system.physmem.perBankRdBursts::7 839147 # Per bank write bursts +system.physmem.perBankRdBursts::8 840641 # Per bank write bursts +system.physmem.perBankRdBursts::9 843268 # Per bank write bursts +system.physmem.perBankRdBursts::10 843373 # Per bank write bursts +system.physmem.perBankRdBursts::11 843869 # Per bank write bursts +system.physmem.perBankRdBursts::12 845852 # Per bank write bursts +system.physmem.perBankRdBursts::13 846016 # Per bank write bursts +system.physmem.perBankRdBursts::14 844806 # Per bank write bursts +system.physmem.perBankRdBursts::15 844577 # Per bank write bursts +system.physmem.perBankWrBursts::0 2668 # Per bank write bursts +system.physmem.perBankWrBursts::1 2526 # Per bank write bursts +system.physmem.perBankWrBursts::2 2530 # Per bank write bursts +system.physmem.perBankWrBursts::3 3005 # Per bank write bursts +system.physmem.perBankWrBursts::4 3419 # Per bank write bursts +system.physmem.perBankWrBursts::5 3167 # Per bank write bursts +system.physmem.perBankWrBursts::6 2515 # Per bank write bursts +system.physmem.perBankWrBursts::7 2303 # Per bank write bursts +system.physmem.perBankWrBursts::8 2186 # Per bank write bursts +system.physmem.perBankWrBursts::9 2396 # Per bank write bursts +system.physmem.perBankWrBursts::10 2346 # Per bank write bursts +system.physmem.perBankWrBursts::11 2792 # Per bank write bursts +system.physmem.perBankWrBursts::12 3710 # Per bank write bursts +system.physmem.perBankWrBursts::13 3446 # Per bank write bursts +system.physmem.perBankWrBursts::14 2600 # Per bank write bursts +system.physmem.perBankWrBursts::15 2503 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2402635561500 # Total gap between requests +system.physmem.totGap 2402817511500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 8 # Read request sizes (log2) -system.physmem.readPktSize::3 13443376 # Read request sizes (log2) +system.physmem.readPktSize::3 13411280 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 35387 # Read request sizes (log2) +system.physmem.readPktSize::6 35534 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 429332 # Write request sizes (log2) +system.physmem.writePktSize::2 429363 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 16999 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 985231 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 962596 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 957159 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3278666 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2351782 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2351346 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2368287 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 47071 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 52789 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 17803 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 17814 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 17764 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 17625 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 17616 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 17601 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 17598 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 23 # What read queue length does an incoming req see +system.physmem.writePktSize::6 17086 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 867414 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 844196 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 838512 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 839224 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 838671 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 838847 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2475363 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2475187 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3292199 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 20391 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 19694 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 19741 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 19565 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 19474 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 19175 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 19145 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 22 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -178,369 +182,159 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2412 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2043 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2191 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2298 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2012 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2026 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2035 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 1989 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 1980 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 1974 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 1969 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 1962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 1958 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 1955 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1952 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1953 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1961 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 1959 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 1949 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 1945 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 2054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 57 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 26 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 48736 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 17758.945502 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 3164.892038 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 18326.287457 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 8690 17.83% 17.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 4827 9.90% 27.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 1035 2.12% 29.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 694 1.42% 31.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 398 0.82% 32.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 429 0.88% 32.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 259 0.53% 33.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 302 0.62% 34.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 176 0.36% 34.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 149 0.31% 34.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 171 0.35% 35.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 272 0.56% 35.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 78 0.16% 35.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 84 0.17% 36.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 41 0.08% 36.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 422 0.87% 36.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 26 0.05% 37.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 34 0.07% 37.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 22 0.05% 37.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 232 0.48% 37.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 28 0.06% 37.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 166 0.34% 38.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 13 0.03% 38.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 104 0.21% 38.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 12 0.02% 38.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 32 0.07% 38.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 7 0.01% 38.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 80 0.16% 38.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 11 0.02% 38.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 11 0.02% 38.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 7 0.01% 38.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 239 0.49% 39.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 4 0.01% 39.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 11 0.02% 39.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 7 0.01% 39.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 71 0.15% 39.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 4 0.01% 39.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 5 0.01% 39.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 2 0.00% 39.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 72 0.15% 39.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 2 0.00% 39.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 3 0.01% 39.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 1 0.00% 39.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 3 0.01% 39.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 2 0.00% 39.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 6 0.01% 39.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 4 0.01% 39.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 360 0.74% 40.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 3 0.01% 40.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 3 0.01% 40.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 2 0.00% 40.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 69 0.14% 40.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 3 0.01% 40.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 6 0.01% 40.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 6 0.01% 40.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 67 0.14% 40.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 5 0.01% 40.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 8 0.02% 40.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 5 0.01% 40.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 67 0.14% 40.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 5 0.01% 40.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 9 0.02% 40.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 4 0.01% 40.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 338 0.69% 41.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 3 0.01% 41.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 7 0.01% 41.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 5 0.01% 41.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 70 0.14% 41.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 13 0.03% 41.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 5 0.01% 41.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 7 0.01% 41.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 72 0.15% 41.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 1 0.00% 41.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 5 0.01% 41.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 3 0.01% 41.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 64 0.13% 41.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 3 0.01% 41.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 4 0.01% 42.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 3 0.01% 42.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 280 0.57% 42.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 1 0.00% 42.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 2 0.00% 42.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 73 0.15% 42.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 4 0.01% 42.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 4 0.01% 42.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 1 0.00% 42.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 129 0.26% 43.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 2 0.00% 43.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5831 4 0.01% 43.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 176 0.36% 43.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 1 0.00% 43.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6087 10 0.02% 43.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 327 0.67% 44.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6215 5 0.01% 44.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6279 7 0.01% 44.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 1 0.00% 44.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 98 0.20% 44.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6471 1 0.00% 44.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 1 0.00% 44.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 2 0.00% 44.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 73 0.15% 44.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6727 4 0.01% 44.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 8 0.02% 44.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6855 2 0.00% 44.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 60 0.12% 44.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 5 0.01% 44.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 2 0.00% 44.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7111 3 0.01% 44.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 268 0.55% 45.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7303 1 0.00% 45.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 7 0.01% 45.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 66 0.14% 45.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7559 2 0.00% 45.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 1 0.00% 45.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 64 0.13% 45.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 42 0.09% 45.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 2 0.00% 45.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 515 1.06% 46.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 42 0.09% 46.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 66 0.14% 46.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 65 0.13% 46.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 267 0.55% 47.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 59 0.12% 47.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 69 0.14% 47.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 94 0.19% 47.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 322 0.66% 48.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 138 0.28% 48.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 128 0.26% 49.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 70 0.14% 49.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 279 0.57% 49.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 60 0.12% 50.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11655 1 0.00% 50.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 64 0.13% 50.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 65 0.13% 50.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 328 0.67% 50.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 63 0.13% 51.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12608-12615 1 0.00% 51.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 64 0.13% 51.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 64 0.13% 51.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 357 0.73% 52.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 65 0.13% 52.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13959 1 0.00% 52.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 64 0.13% 52.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 1 0.00% 52.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 229 0.47% 52.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 64 0.13% 52.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 64 0.13% 53.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 190 0.39% 53.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 321 0.66% 54.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 65 0.13% 54.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 64 0.13% 54.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 672 1.38% 55.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 64 0.13% 55.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 64 0.13% 56.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 321 0.66% 56.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 189 0.39% 57.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 65 0.13% 57.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 64 0.13% 57.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18304-18311 1 0.00% 57.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18368-18375 1 0.00% 57.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 229 0.47% 57.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 64 0.13% 57.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 63 0.13% 58.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19008-19015 1 0.00% 58.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 1 0.00% 58.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 357 0.73% 58.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 65 0.13% 58.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19904-19911 1 0.00% 58.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 65 0.13% 59.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 64 0.13% 59.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20288-20295 1 0.00% 59.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20359 1 0.00% 59.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 327 0.67% 59.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20608-20615 1 0.00% 59.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 64 0.13% 60.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 64 0.13% 60.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 61 0.13% 60.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 274 0.56% 60.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 69 0.14% 61.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 128 0.26% 61.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 137 0.28% 61.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22336-22343 1 0.00% 61.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 323 0.66% 62.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 93 0.19% 62.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22848-22855 1 0.00% 62.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 68 0.14% 62.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 57 0.12% 62.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 268 0.55% 63.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 65 0.13% 63.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 65 0.13% 63.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 43 0.09% 63.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 514 1.05% 64.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24768-24775 1 0.00% 64.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 42 0.09% 64.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 66 0.14% 64.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 64 0.13% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25408-25415 1 0.00% 64.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 1 0.00% 64.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 264 0.54% 65.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25728-25735 1 0.00% 65.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 57 0.12% 65.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 69 0.14% 65.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 95 0.19% 65.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 323 0.66% 66.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26752-26759 1 0.00% 66.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 137 0.28% 66.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27008-27015 1 0.00% 66.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 127 0.26% 67.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 68 0.14% 67.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 275 0.56% 67.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 61 0.13% 68.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 64 0.13% 68.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 65 0.13% 68.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 329 0.68% 68.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 65 0.13% 69.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 64 0.13% 69.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 64 0.13% 69.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 356 0.73% 70.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 65 0.13% 70.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 64 0.13% 70.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 228 0.47% 70.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 64 0.13% 70.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 64 0.13% 71.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 189 0.39% 71.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 321 0.66% 72.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 63 0.13% 72.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32128-32135 1 0.00% 72.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 64 0.13% 72.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 673 1.38% 73.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 64 0.13% 73.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33408-33415 1 0.00% 73.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 64 0.13% 74.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 321 0.66% 74.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 189 0.39% 75.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 64 0.13% 75.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 65 0.13% 75.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 229 0.47% 75.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 64 0.13% 75.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 65 0.13% 76.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 356 0.73% 76.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 64 0.13% 76.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 64 0.13% 77.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 65 0.13% 77.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 329 0.68% 77.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 65 0.13% 78.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 64 0.13% 78.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 61 0.13% 78.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 276 0.57% 78.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 68 0.14% 78.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 127 0.26% 79.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38528-38535 1 0.00% 79.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 137 0.28% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 322 0.66% 80.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 94 0.19% 80.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 69 0.14% 80.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 57 0.12% 80.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39808-39815 1 0.00% 80.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 264 0.54% 81.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40128-40135 1 0.00% 81.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 64 0.13% 81.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 65 0.13% 81.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 42 0.09% 81.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 513 1.05% 82.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 43 0.09% 82.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 64 0.13% 82.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 65 0.13% 82.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 266 0.55% 83.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 57 0.12% 83.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 68 0.14% 83.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42688-42695 1 0.00% 83.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 93 0.19% 83.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 323 0.66% 84.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 137 0.28% 84.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 128 0.26% 85.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 69 0.14% 85.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 274 0.56% 85.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 61 0.13% 85.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 64 0.13% 86.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 64 0.13% 86.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44928-44935 1 0.00% 86.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 327 0.67% 86.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45184-45191 1 0.00% 86.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45248-45255 1 0.00% 86.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 64 0.13% 87.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 64 0.13% 87.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45632-45639 1 0.00% 87.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 64 0.13% 87.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 356 0.73% 88.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46528-46535 1 0.00% 88.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 63 0.13% 88.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 64 0.13% 88.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 228 0.47% 88.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 64 0.13% 88.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 65 0.13% 89.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 190 0.39% 89.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 322 0.66% 90.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 67 0.14% 90.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 64 0.13% 90.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 1 0.00% 90.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 1 0.00% 90.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 4701 9.65% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 48736 # Bytes accessed per row activation -system.physmem.totQLat 326317088000 # Total ticks spent queuing -system.physmem.totMemAccLat 407972525500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 67393855000 # Total ticks spent in databus transfers -system.physmem.totBankLat 14261582500 # Total ticks spent accessing banks -system.physmem.avgQLat 24209.71 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1058.08 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 99 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 99 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 97 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 97 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 96 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 95 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 95 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 94 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 94 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 93 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 93 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 93 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 94 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1109 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1147 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1244 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 1477 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 1625 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 1655 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 1647 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 1678 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 1696 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1634 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 1798 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 1677 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 1653 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 1860 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 1651 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 1605 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 1601 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 1586 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 694 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 710 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 756 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 736 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 686 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 713 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 689 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 692 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 654 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 647 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 642 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 640 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 638 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 638 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 635 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 635 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 638 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 646 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 844644 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1019.942660 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 1014.395909 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 58.300980 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1516 0.18% 0.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 1237 0.15% 0.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 570 0.07% 0.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 375 0.04% 0.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 256 0.03% 0.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 198 0.02% 0.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 155 0.02% 0.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 158 0.02% 0.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 840179 99.47% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 844644 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 1621 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 8295.373226 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 315033.644502 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-524287 1620 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.25829e+07-1.31072e+07 1 0.06% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 1621 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 1621 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 27.212832 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 24.563019 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 12.121341 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::1 1 0.06% 0.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::2 2 0.12% 0.19% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::3 1 0.06% 0.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4 1 0.06% 0.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::5 1 0.06% 0.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::7 1 0.06% 0.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::9 1 0.06% 0.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::12 2 0.12% 0.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::15 6 0.37% 0.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 488 30.10% 31.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 27 1.67% 32.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 60 3.70% 36.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 333 20.54% 57.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 10 0.62% 57.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 3 0.19% 57.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 2 0.12% 57.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 3 0.19% 58.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 2 0.12% 58.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 3 0.19% 58.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 5 0.31% 58.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 4 0.25% 58.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 5 0.31% 59.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 7 0.43% 59.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 3 0.19% 59.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 2 0.12% 60.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 8 0.49% 60.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 2 0.12% 60.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 1 0.06% 60.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 50 3.08% 63.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 4 0.25% 64.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 167 10.30% 74.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 328 20.23% 94.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 16 0.99% 95.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 15 0.93% 96.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 23 1.42% 97.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 17 1.05% 98.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 13 0.80% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 2 0.12% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 2 0.12% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 1621 # Writes before turning the bus around for reads +system.physmem.totQLat 510864117000 # Total ticks spent queuing +system.physmem.totMemAccLat 601782495750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 67234100000 # Total ticks spent in databus transfers +system.physmem.totBankLat 23684278750 # Total ticks spent accessing banks +system.physmem.avgQLat 37991.44 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1761.33 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30267.78 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 358.88 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 1.19 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 45.69 # Average system read bandwidth in MiByte/s +system.physmem.avgMemAccLat 44752.77 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 358.01 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 1.17 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 45.58 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 1.17 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.81 # Data bus utilization in percentage system.physmem.busUtilRead 2.80 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.17 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.37 # Average write queue length when enqueuing -system.physmem.readRowHits 13435330 # Number of row buffer hits during reads -system.physmem.writeRowHits 39380 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.68 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 88.14 # Row buffer hit rate for writes -system.physmem.avgGap 172539.89 # Average gap between requests -system.physmem.pageHitRate 99.64 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.87 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.avgRdQLen 8.42 # Average read queue length when enqueuing +system.physmem.avgWrQLen 5.41 # Average write queue length when enqueuing +system.physmem.readRowHits 12595156 # Number of row buffer hits during reads +system.physmem.writeRowHits 38053 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.67 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 86.21 # Row buffer hit rate for writes +system.physmem.avgGap 172948.29 # Average gap between requests +system.physmem.pageHitRate 93.64 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 2.74 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory @@ -553,322 +347,341 @@ system.realview.nvmem.bw_inst_read::cpu0.inst 8 system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 55671828 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 13814146 # Transaction distribution -system.membus.trans_dist::ReadResp 13814146 # Transaction distribution -system.membus.trans_dist::WriteReq 432166 # Transaction distribution -system.membus.trans_dist::WriteResp 432166 # Transaction distribution -system.membus.trans_dist::Writeback 16999 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2355 # Transaction distribution -system.membus.trans_dist::UpgradeResp 2355 # Transaction distribution -system.membus.trans_dist::ReadExReq 27802 # Transaction distribution -system.membus.trans_dist::ReadExResp 27802 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 731808 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 214 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 951163 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 1683185 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 26886752 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 26886752 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 28569937 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 735681 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 428 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 5070064 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 5806173 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 107547008 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 107547008 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 113353181 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 133816795 # Total data (bytes) +system.membus.throughput 55667457 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 13781916 # Transaction distribution +system.membus.trans_dist::ReadResp 13781916 # Transaction distribution +system.membus.trans_dist::WriteReq 432200 # Transaction distribution +system.membus.trans_dist::WriteResp 432200 # Transaction distribution +system.membus.trans_dist::Writeback 17086 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2361 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution +system.membus.trans_dist::UpgradeResp 2362 # Transaction distribution +system.membus.trans_dist::ReadExReq 27973 # Transaction distribution +system.membus.trans_dist::ReadExResp 27973 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 731598 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 210 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 951620 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 1683428 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 26822560 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 26822560 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 28505988 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 735468 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 420 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 5085164 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 5821052 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 107290240 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 107290240 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 113111292 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 133816415 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 416936000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 416850000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 202000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 198000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 14607946000 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 14576843000 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 1594364889 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1595419615 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer2.occupancy 30360976750 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 33523642000 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 63237 # number of replacements -system.l2c.tags.tagsinuse 50379.569066 # Cycle average of tags in use -system.l2c.tags.total_refs 1749643 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 128631 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 13.602032 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 2375594870500 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 36839.610574 # Average occupied blocks per requestor +system.l2c.tags.replacements 63235 # number of replacements +system.l2c.tags.tagsinuse 50381.174231 # Cycle average of tags in use +system.l2c.tags.total_refs 1749008 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 128627 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 13.597518 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 2375559570500 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 36838.397677 # Average occupied blocks per requestor system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.000018 # Average occupied blocks per requestor system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000124 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 5231.934240 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 3832.971184 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 5238.516596 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 3833.196793 # Average occupied blocks per requestor system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.993316 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 504.116293 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 687.425497 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.dtb.walker 7.900489 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 1683.581513 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 1591.035818 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.562128 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::cpu1.inst 493.229672 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 688.317801 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.dtb.walker 8.879272 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.itb.walker 0.004789 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 1684.639749 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 1594.998425 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.562109 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.079833 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.058486 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.079933 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.058490 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.007692 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.010489 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000121 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.025689 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.data 0.024277 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.768731 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 2 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 65392 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 340 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2635 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6494 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 55883 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.000031 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.997803 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 17683980 # Number of tag accesses -system.l2c.tags.data_accesses 17683980 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 8701 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 3143 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 467937 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 177040 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 2608 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 1169 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 128901 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 64374 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.dtb.walker 18792 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.itb.walker 4308 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 282422 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 131846 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1291241 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 597674 # number of Writeback hits -system.l2c.Writeback_hits::total 597674 # number of Writeback hits +system.l2c.tags.occ_percent::cpu1.inst 0.007526 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.010503 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000135 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.025706 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.data 0.024338 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.768756 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 6 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65386 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 6 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 337 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2640 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 6490 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 55882 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000092 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.997711 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 17681539 # Number of tag accesses +system.l2c.tags.data_accesses 17681539 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 8692 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3137 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 468000 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 177035 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 2622 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 1183 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 129681 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 64527 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.dtb.walker 18896 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.itb.walker 4217 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 281169 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 131701 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1290860 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 597704 # number of Writeback hits +system.l2c.Writeback_hits::total 597704 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 14 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 4 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 11 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 29 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu2.data 2 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 62009 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 18402 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 33187 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 113598 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 8701 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 3143 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 467937 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 239049 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 2608 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 1169 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 128901 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 82776 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.dtb.walker 18792 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.itb.walker 4308 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 282422 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 165033 # number of demand (read+write) hits -system.l2c.demand_hits::total 1404839 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 8701 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 3143 # number of overall hits -system.l2c.overall_hits::cpu0.inst 467937 # number of overall hits -system.l2c.overall_hits::cpu0.data 239049 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 2608 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 1169 # number of overall hits -system.l2c.overall_hits::cpu1.inst 128901 # number of overall hits -system.l2c.overall_hits::cpu1.data 82776 # number of overall hits -system.l2c.overall_hits::cpu2.dtb.walker 18792 # number of overall hits -system.l2c.overall_hits::cpu2.itb.walker 4308 # number of overall hits -system.l2c.overall_hits::cpu2.inst 282422 # number of overall hits -system.l2c.overall_hits::cpu2.data 165033 # number of overall hits -system.l2c.overall_hits::total 1404839 # number of overall hits +system.l2c.UpgradeReq_hits::cpu2.data 15 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 33 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu2.data 3 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 3 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 61997 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 18431 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 33199 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 113627 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 8692 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3137 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 468000 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 239032 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 2622 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 1183 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 129681 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 82958 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.dtb.walker 18896 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.itb.walker 4217 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 281169 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 164900 # number of demand (read+write) hits +system.l2c.demand_hits::total 1404487 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 8692 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3137 # number of overall hits +system.l2c.overall_hits::cpu0.inst 468000 # number of overall hits +system.l2c.overall_hits::cpu0.data 239032 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 2622 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 1183 # number of overall hits +system.l2c.overall_hits::cpu1.inst 129681 # number of overall hits +system.l2c.overall_hits::cpu1.data 82958 # number of overall hits +system.l2c.overall_hits::cpu2.dtb.walker 18896 # number of overall hits +system.l2c.overall_hits::cpu2.itb.walker 4217 # number of overall hits +system.l2c.overall_hits::cpu2.inst 281169 # number of overall hits +system.l2c.overall_hits::cpu2.data 164900 # number of overall hits +system.l2c.overall_hits::total 1404487 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7593 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6469 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7598 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6467 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1010 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1115 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 994 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1116 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.dtb.walker 10 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 2911 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 2551 # number of ReadReq misses -system.l2c.ReadReq_misses::total 21663 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1419 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 466 # number of UpgradeReq misses +system.l2c.ReadReq_misses::cpu2.itb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 2913 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 2538 # number of ReadReq misses +system.l2c.ReadReq_misses::total 21641 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1418 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 468 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu2.data 1020 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2905 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 104688 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 9751 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 18920 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133359 # number of ReadExReq misses +system.l2c.UpgradeReq_misses::total 2906 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu2.data 1 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 104538 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 9799 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 19047 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133384 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7593 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 111157 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7598 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 111005 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1010 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 10866 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 994 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 10915 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.dtb.walker 10 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 2911 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 21471 # number of demand (read+write) misses -system.l2c.demand_misses::total 155022 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.itb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 2913 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 21585 # number of demand (read+write) misses +system.l2c.demand_misses::total 155025 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7593 # number of overall misses -system.l2c.overall_misses::cpu0.data 111157 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7598 # number of overall misses +system.l2c.overall_misses::cpu0.data 111005 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1010 # number of overall misses -system.l2c.overall_misses::cpu1.data 10866 # number of overall misses +system.l2c.overall_misses::cpu1.inst 994 # number of overall misses +system.l2c.overall_misses::cpu1.data 10915 # number of overall misses system.l2c.overall_misses::cpu2.dtb.walker 10 # number of overall misses -system.l2c.overall_misses::cpu2.inst 2911 # number of overall misses -system.l2c.overall_misses::cpu2.data 21471 # number of overall misses -system.l2c.overall_misses::total 155022 # number of overall misses +system.l2c.overall_misses::cpu2.itb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu2.inst 2913 # number of overall misses +system.l2c.overall_misses::cpu2.data 21585 # number of overall misses +system.l2c.overall_misses::total 155025 # number of overall misses system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 72979250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 86304000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 805500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 221738500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 199604750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 581506500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 70385750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 86555000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 790250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.itb.walker 75000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 219321000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 195686250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 572887750 # number of ReadReq miss cycles system.l2c.UpgradeReq_miss_latency::cpu1.data 93996 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 139494 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 233490 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 736617229 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1419662152 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 2156279381 # number of ReadExReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 139994 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 233990 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 724629978 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 1410364149 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 2134994127 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu1.dtb.walker 74500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 72979250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 822921229 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.dtb.walker 805500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 221738500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 1619266902 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 2737785881 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 70385750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 811184978 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.dtb.walker 790250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.itb.walker 75000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 219321000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 1606050399 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 2707881877 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu1.dtb.walker 74500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 72979250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 822921229 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.dtb.walker 805500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 221738500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 1619266902 # number of overall miss cycles -system.l2c.overall_miss_latency::total 2737785881 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 8702 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 3145 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 475530 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 183509 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 2609 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 1169 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 129911 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 65489 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.dtb.walker 18802 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.itb.walker 4308 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 285333 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 134397 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1312904 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 597674 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 597674 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1433 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 470 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 1031 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2934 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu2.data 2 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 166697 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 28153 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 52107 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246957 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 8702 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 3145 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 475530 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 350206 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 2609 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 1169 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 129911 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 93642 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.dtb.walker 18802 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.itb.walker 4308 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 285333 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 186504 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1559861 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 8702 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 3145 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 475530 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 350206 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 2609 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 1169 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 129911 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 93642 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.dtb.walker 18802 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.itb.walker 4308 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 285333 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 186504 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1559861 # number of overall (read+write) accesses +system.l2c.overall_miss_latency::cpu1.inst 70385750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 811184978 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.dtb.walker 790250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.itb.walker 75000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 219321000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 1606050399 # number of overall miss cycles +system.l2c.overall_miss_latency::total 2707881877 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 8693 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3139 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 475598 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 183502 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 2623 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 1183 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 130675 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 65643 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.dtb.walker 18906 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.itb.walker 4218 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 284082 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 134239 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1312501 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 597704 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 597704 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1432 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 472 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 1035 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2939 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu2.data 4 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 4 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 166535 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 28230 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 52246 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247011 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 8693 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3139 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 475598 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 350037 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 2623 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 1183 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 130675 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 93873 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.dtb.walker 18906 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.itb.walker 4218 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 284082 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 186485 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1559512 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 8693 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3139 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 475598 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 350037 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 2623 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 1183 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 130675 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 93873 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.dtb.walker 18906 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.itb.walker 4218 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 284082 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 186485 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1559512 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000636 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015967 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.035252 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000383 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.007775 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.017026 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000532 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.010202 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.018981 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016500 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990230 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991489 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.989331 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.990116 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.628014 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.346357 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.363099 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.540009 # miss rate for ReadExReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000637 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015976 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.035242 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.007607 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.017001 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000237 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.010254 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.018907 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016488 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990223 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991525 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.985507 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.988772 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.250000 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.250000 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.627724 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.347113 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.364564 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.539992 # miss rate for ReadExReq accesses system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000636 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015967 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.317405 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000383 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.007775 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.116038 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000532 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.010202 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.115124 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.099382 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000637 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015976 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.317124 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.007607 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.116274 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.itb.walker 0.000237 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.010254 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.115747 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.099406 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000636 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015967 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.317405 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000383 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.007775 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.116038 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000532 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.010202 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.115124 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.099382 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000637 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015976 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.317124 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000381 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.007607 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.116274 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000529 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.itb.walker 0.000237 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.010254 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.115747 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.099406 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72256.683168 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 77402.690583 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 80550 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 76172.621092 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 78245.687966 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 26843.304251 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 201.708155 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 136.758824 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 80.375215 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 75542.737053 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 75034.997463 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 16168.982828 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70810.613682 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 77558.243728 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 79025 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 75000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 75290.422245 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 77102.541371 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 26472.332609 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 200.846154 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 137.249020 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 80.519615 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73949.380345 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74046.524335 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 16006.373531 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 72256.683168 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 75733.593687 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 80550 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 76172.621092 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 75416.464161 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 17660.628046 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 70810.613682 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 74318.367201 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 79025 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.itb.walker 75000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 75290.422245 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 74405.855872 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 17467.388337 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 74500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 72256.683168 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 75733.593687 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 80550 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 76172.621092 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 75416.464161 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 17660.628046 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 70810.613682 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 74318.367201 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 79025 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.itb.walker 75000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 75290.422245 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 74405.855872 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 17467.388337 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -877,134 +690,154 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 58494 # number of writebacks -system.l2c.writebacks::total 58494 # number of writebacks +system.l2c.writebacks::writebacks 58490 # number of writebacks +system.l2c.writebacks::total 58490 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu2.inst 1 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2.data 12 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 13 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2.data 11 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 12 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.data 12 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 13 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2.data 11 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 12 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.data 12 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 13 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu2.data 11 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 12 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1010 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1115 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 994 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1116 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 10 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 2910 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 2539 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 7585 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 466 # number of UpgradeReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 2912 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 2527 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 7561 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 468 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu2.data 1020 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 1486 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 9751 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 18920 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 28671 # number of ReadExReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 1488 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 1 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 9799 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 19047 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 28846 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1010 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 10866 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 994 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 10915 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.dtb.walker 10 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 2910 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 21459 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 36256 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.itb.walker 1 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 2912 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 21574 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 36407 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1010 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 10866 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 994 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 10915 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.dtb.walker 10 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 2910 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 21459 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 36256 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.itb.walker 1 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 2912 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 21574 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 36407 # number of overall MSHR misses system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 60167250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 72428000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 680000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 185219250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 167287000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 485844000 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4660466 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 57779750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 72669000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 666250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 62500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 182779750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 163556500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 477576250 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4680468 # number of UpgradeReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 10201020 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 14861486 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 613187771 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1183833848 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1797021619 # number of ReadExReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 14881488 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 600655022 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1172932351 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1773587373 # number of ReadExReq MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 60167250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 685615771 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 680000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 185219250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 1351120848 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 2282865619 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 57779750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 673324022 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 666250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 62500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 182779750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 1336488851 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 2251163623 # number of demand (read+write) MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 62500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 60167250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 685615771 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 680000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 185219250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 1351120848 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 2282865619 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25080786000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26172240000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 51253026000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 932356006 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 8515525000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 9447881006 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 26013142006 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 34687765000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 60700907006 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000383 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.007775 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017026 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000532 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.010199 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018892 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.005777 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991489 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.989331 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.506476 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.346357 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.363099 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.116097 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000383 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007775 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.116038 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000532 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.010199 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.115059 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.023243 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000383 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007775 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.116038 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000532 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.010199 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.115059 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.023243 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_latency::cpu1.inst 57779750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 673324022 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 666250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 62500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 182779750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 1336488851 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 2251163623 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25059808500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26177769250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 51237577750 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 932383523 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 8518108000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 9450491523 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25992192023 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 34695877250 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 60688069273 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017001 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018825 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.005761 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991525 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.985507 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.506295 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.250000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.347113 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.364564 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.116780 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.116274 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.115688 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.023345 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000381 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007607 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.116274 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000529 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.010251 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.115688 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.023345 # mshr miss rate for overall accesses system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59571.534653 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 64957.847534 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 68000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 63649.226804 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 65886.963371 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 64053.263019 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65115.591398 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 64723.585279 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 63163.106732 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 62884.603733 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 62570.499366 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 62677.326183 # average ReadExReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61297.583631 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61580.949808 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 61484.690182 # average ReadExReq mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59571.534653 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 63097.346862 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 68000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 63649.226804 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 62962.898924 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 62965.181460 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61687.954375 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 61949.052146 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 61833.263466 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59571.534653 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 63097.346862 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 68000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 63649.226804 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 62962.898924 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 62965.181460 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58128.521127 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61687.954375 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 66625 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 62767.771291 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 61949.052146 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 61833.263466 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1021,52 +854,52 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 58818769 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 1020134 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 1020133 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 432166 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 432166 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 265053 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 1501 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 1503 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 80260 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 80260 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 831165 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2419053 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 15627 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 52402 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 3318247 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 26575552 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 37346205 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 21908 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 85644 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 64029309 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 141280603 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 100404 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 2176001251 # Layer occupancy (ticks) +system.toL2Bus.throughput 58805312 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 1019677 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 1019676 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 432200 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 432200 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 265274 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 1507 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 4 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 1511 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 80476 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 80476 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 830192 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2419562 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 15560 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 52654 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 3317968 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 26544384 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 37373820 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 21604 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 86116 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 64025924 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 141258487 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 100872 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 2176910263 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1872526171 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1870334166 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1845075146 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 1845880168 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 10168460 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 10179455 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 31121231 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 31260469 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 48762623 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 13806510 # Transaction distribution -system.iobus.trans_dist::ReadResp 13806510 # Transaction distribution -system.iobus.trans_dist::WriteReq 2770 # Transaction distribution -system.iobus.trans_dist::WriteResp 2770 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 11390 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 3024 # Packet count per connected master and slave (bytes) +system.iobus.throughput 48758934 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 13774305 # Transaction distribution +system.iobus.trans_dist::ReadResp 13774305 # Transaction distribution +system.iobus.trans_dist::WriteReq 2774 # Transaction distribution +system.iobus.trans_dist::WriteResp 2774 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 11404 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 3022 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 18 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 254 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 252 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 716834 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 716614 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) @@ -1082,18 +915,18 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 731808 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 26886752 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::total 26886752 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 27618560 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 15354 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 6048 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 731598 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 26822560 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::total 26822560 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 27554158 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 15368 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 6044 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 36 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 508 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 504 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 713159 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 712940 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) @@ -1109,18 +942,18 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 735681 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 107547008 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::total 107547008 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 108282689 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 117209335 # Total data (bytes) -system.iobus.reqLayer0.occupancy 7953000 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.bridge.master::total 735468 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 107290240 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::total 107290240 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 108025708 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 117209339 # Total data (bytes) +system.iobus.reqLayer0.occupancy 7964000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 1512000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 1511000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 18000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 127000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 126000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer4.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) @@ -1128,7 +961,7 @@ system.iobus.reqLayer5.occupancy 8000 # La system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer6.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 358920000 # Layer occupancy (ticks) +system.iobus.reqLayer7.occupancy 358810000 # Layer occupancy (ticks) system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) @@ -1160,12 +993,12 @@ system.iobus.reqLayer22.occupancy 8000 # La system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 13443376000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 13411280000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) -system.iobus.respLayer0.occupancy 729038000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 728824000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 36855449250 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) +system.iobus.respLayer1.occupancy 33525822000 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.4 # Layer utilization (%) system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1189,25 +1022,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7998897 # DTB read hits +system.cpu0.dtb.read_hits 7997782 # DTB read hits system.cpu0.dtb.read_misses 6203 # DTB read misses -system.cpu0.dtb.write_hits 6598042 # DTB write hits -system.cpu0.dtb.write_misses 1992 # DTB write misses +system.cpu0.dtb.write_hits 6595987 # DTB write hits +system.cpu0.dtb.write_misses 1983 # DTB write misses system.cpu0.dtb.flush_tlb 556 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 678 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 5672 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_entries 5673 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.dtb.prefetch_faults 123 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.dtb.perms_faults 209 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 8005100 # DTB read accesses -system.cpu0.dtb.write_accesses 6600034 # DTB write accesses +system.cpu0.dtb.read_accesses 8003985 # DTB read accesses +system.cpu0.dtb.write_accesses 6597970 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14596939 # DTB hits -system.cpu0.dtb.misses 8195 # DTB misses -system.cpu0.dtb.accesses 14605134 # DTB accesses +system.cpu0.dtb.hits 14593769 # DTB hits +system.cpu0.dtb.misses 8186 # DTB misses +system.cpu0.dtb.accesses 14601955 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1229,15 +1062,15 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 32342389 # ITB inst hits -system.cpu0.itb.inst_misses 3452 # ITB inst misses +system.cpu0.itb.inst_hits 32336935 # ITB inst hits +system.cpu0.itb.inst_misses 3451 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 556 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 678 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_mva_asid 676 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID system.cpu0.itb.flush_entries 2628 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions @@ -1246,416 +1079,416 @@ system.cpu0.itb.domain_faults 0 # Nu system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 32345841 # ITB inst accesses -system.cpu0.itb.hits 32342389 # DTB hits -system.cpu0.itb.misses 3452 # DTB misses -system.cpu0.itb.accesses 32345841 # DTB accesses -system.cpu0.numCycles 113704712 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 32340386 # ITB inst accesses +system.cpu0.itb.hits 32336935 # DTB hits +system.cpu0.itb.misses 3451 # DTB misses +system.cpu0.itb.accesses 32340386 # DTB accesses +system.cpu0.numCycles 113724377 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 31867189 # Number of instructions committed -system.cpu0.committedOps 42038889 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 37421309 # Number of integer alu accesses +system.cpu0.committedInsts 31861763 # Number of instructions committed +system.cpu0.committedOps 42032224 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 37415212 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 4937 # Number of float alu accesses -system.cpu0.num_func_calls 1198994 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4247035 # number of instructions that are conditional controls -system.cpu0.num_int_insts 37421309 # number of integer instructions +system.cpu0.num_func_calls 1199152 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4246542 # number of instructions that are conditional controls +system.cpu0.num_int_insts 37415212 # number of integer instructions system.cpu0.num_fp_insts 4937 # number of float instructions -system.cpu0.num_int_register_reads 193973220 # number of times the integer registers were read -system.cpu0.num_int_register_writes 39529492 # number of times the integer registers were written +system.cpu0.num_int_register_reads 193939915 # number of times the integer registers were read +system.cpu0.num_int_register_writes 39523913 # number of times the integer registers were written system.cpu0.num_fp_register_reads 3572 # number of times the floating registers were read system.cpu0.num_fp_register_writes 1366 # number of times the floating registers were written -system.cpu0.num_mem_refs 15264742 # number of memory refs -system.cpu0.num_load_insts 8367651 # Number of load instructions -system.cpu0.num_store_insts 6897091 # Number of store instructions -system.cpu0.num_idle_cycles 111017320.581957 # Number of idle cycles -system.cpu0.num_busy_cycles 2687391.418043 # Number of busy cycles -system.cpu0.not_idle_fraction 0.023635 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.976365 # Percentage of idle cycles -system.cpu0.Branches 5615714 # Number of branches fetched +system.cpu0.num_mem_refs 15261638 # number of memory refs +system.cpu0.num_load_insts 8366552 # Number of load instructions +system.cpu0.num_store_insts 6895086 # Number of store instructions +system.cpu0.num_idle_cycles 110931893.434026 # Number of idle cycles +system.cpu0.num_busy_cycles 2792483.565974 # Number of busy cycles +system.cpu0.not_idle_fraction 0.024555 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.975445 # Percentage of idle cycles +system.cpu0.Branches 5615139 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 82892 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 891676 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.602493 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 43661110 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 892188 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 48.937119 # Average number of references to valid blocks. +system.cpu0.icache.tags.replacements 891249 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.602369 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 43668526 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 891761 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 48.968867 # Average number of references to valid blocks. system.cpu0.icache.tags.warmup_cycle 8187850250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 495.418624 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 7.559512 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu2.inst 8.624357 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.967615 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.014765 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu2.inst 0.016844 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999224 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_blocks::cpu0.inst 494.923201 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 7.626935 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu2.inst 9.052233 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.966647 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.014896 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu2.inst 0.017680 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999223 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 217 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 160 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 134 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 209 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 166 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 45469557 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 45469557 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 31868764 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 8050810 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 3741536 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 43661110 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 31868764 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 8050810 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 3741536 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 43661110 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 31868764 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 8050810 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 3741536 # number of overall hits -system.cpu0.icache.overall_hits::total 43661110 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 476273 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 130180 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 309800 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 916253 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 476273 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 130180 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 309800 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 916253 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 476273 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 130180 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 309800 # number of overall misses -system.cpu0.icache.overall_misses::total 916253 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1759106250 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4179473576 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5938579826 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1759106250 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4179473576 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5938579826 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1759106250 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4179473576 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5938579826 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 32345037 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 8180990 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 4051336 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 44577363 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 32345037 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 8180990 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 4051336 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 44577363 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 32345037 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 8180990 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 4051336 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 44577363 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014725 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015912 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076469 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.020554 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014725 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015912 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076469 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.020554 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014725 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015912 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076469 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.020554 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13512.876402 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13490.876617 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6481.375587 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13512.876402 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13490.876617 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6481.375587 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13512.876402 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13490.876617 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6481.375587 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 4072 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 45475856 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 45475856 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 31863243 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 8064619 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 3740664 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 43668526 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 31863243 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 8064619 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 3740664 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 43668526 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 31863243 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 8064619 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 3740664 # number of overall hits +system.cpu0.icache.overall_hits::total 43668526 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 476340 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 130939 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 308276 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 915555 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 476340 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 130939 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 308276 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 915555 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 476340 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 130939 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 308276 # number of overall misses +system.cpu0.icache.overall_misses::total 915555 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1766616750 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4157487812 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 5924104562 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1766616750 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4157487812 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 5924104562 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1766616750 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4157487812 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 5924104562 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 32339583 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 8195558 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 4048940 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 44584081 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 32339583 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 8195558 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 4048940 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 44584081 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 32339583 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 8195558 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 4048940 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 44584081 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014729 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015977 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076137 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.020535 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014729 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015977 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076137 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.020535 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014729 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015977 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076137 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.020535 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13491.906537 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13486.251969 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6470.506482 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13491.906537 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13486.251969 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6470.506482 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13491.906537 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13486.251969 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6470.506482 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 4144 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 221 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 217 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.425339 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 19.096774 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 24058 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 24058 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 24058 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 24058 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 24058 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 24058 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 130180 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 285742 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 415922 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 130180 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 285742 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 415922 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 130180 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 285742 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 415922 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1498352750 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3400846060 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4899198810 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1498352750 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3400846060 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4899198810 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1498352750 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3400846060 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4899198810 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015912 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070530 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009330 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015912 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070530 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.009330 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015912 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070530 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.009330 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11509.853664 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11901.806735 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11779.128803 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11509.853664 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11901.806735 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11779.128803 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11509.853664 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11901.806735 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11779.128803 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 23779 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 23779 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 23779 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 23779 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 23779 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 23779 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 130939 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 284497 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 415436 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 130939 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 284497 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 415436 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 130939 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 284497 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 415436 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1504362250 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3384633315 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4888995565 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1504362250 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3384633315 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4888995565 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1504362250 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3384633315 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4888995565 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009318 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.009318 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015977 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070265 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.009318 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11768.348350 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11768.348350 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11489.031152 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11896.903359 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11768.348350 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 629840 # number of replacements +system.cpu0.dcache.tags.replacements 629883 # number of replacements system.cpu0.dcache.tags.tagsinuse 511.997118 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 23225212 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 630352 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 36.844830 # Average number of references to valid blocks. +system.cpu0.dcache.tags.total_refs 23225674 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 630395 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 36.843049 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 21768000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 497.071711 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 8.097941 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.827465 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.970843 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.015816 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013335 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 497.048952 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 8.104316 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.843850 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.970799 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.015829 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013367 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 198 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 296 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 192 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 302 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 98826568 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 98826568 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 6868032 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1817018 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 4638626 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13323676 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 5966375 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 1312197 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 2134420 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9412992 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131825 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 32972 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73365 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 238162 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 138288 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 34722 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 74382 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247392 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 12834407 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 3129215 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 6773046 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 22736668 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 12834407 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 3129215 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 6773046 # number of overall hits -system.cpu0.dcache.overall_hits::total 22736668 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 177045 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 63739 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 270648 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 511432 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 168130 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 28623 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 606733 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 803486 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6464 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1750 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3698 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11912 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu2.data 2 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 345175 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 92362 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 877381 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1314918 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 345175 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 92362 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 877381 # number of overall misses -system.cpu0.dcache.overall_misses::total 1314918 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 908043250 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 3905088066 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 4813131316 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1020010237 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 23150589506 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 24170599743 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 23020750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 49421249 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 72441999 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 26000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 26000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 1928053487 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 27055677572 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 28983731059 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 1928053487 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 27055677572 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 28983731059 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7045077 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1880757 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 4909274 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13835108 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 6134505 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 1340820 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 2741153 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10216478 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 138289 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 34722 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77063 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 250074 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 138288 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 34722 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 74384 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247394 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 13179582 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 3221577 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 7650427 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24051586 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 13179582 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 3221577 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 7650427 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24051586 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.025130 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033890 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.055130 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.036966 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027407 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021347 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.221342 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.078646 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046743 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.050400 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.047987 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047634 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000027 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000008 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026190 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028670 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.114684 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.054671 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026190 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028670 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.114684 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.054671 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14246.273867 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14428.660348 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 9411.087527 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 35636.035251 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 38156.140355 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 30082.166638 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13154.714286 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13364.318280 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6081.430406 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20874.964672 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 30836.862859 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 22042.234618 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 20874.964672 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 30836.862859 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 22042.234618 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 7997 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 3099 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 875 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 50 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.139429 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 61.980000 # average number of cycles each access was blocked +system.cpu0.dcache.tags.tag_accesses 98832175 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 98832175 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 6866825 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1820637 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 4638025 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13325487 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 5964516 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 1315550 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 2131525 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9411591 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131816 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 33033 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73362 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 238211 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 138281 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 34792 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 74313 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247386 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 12831341 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 3136187 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 6769550 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 22737078 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 12831341 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 3136187 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 6769550 # number of overall hits +system.cpu0.dcache.overall_hits::total 22737078 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 177037 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 63884 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 270059 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 510980 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 167967 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 28702 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 608180 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 804849 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6465 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1759 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3713 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 11937 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu2.data 4 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 4 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 345004 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 92586 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 878239 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1315829 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 345004 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 92586 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 878239 # number of overall misses +system.cpu0.dcache.overall_misses::total 1315829 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 910211000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 3890836807 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 4801047807 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1008525490 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 22983455032 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 23991980522 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 23124000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 49531749 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 72655749 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 64501 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 64501 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 1918736490 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 26874291839 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 28793028329 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 1918736490 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 26874291839 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 28793028329 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7043862 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1884521 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 4908084 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13836467 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 6132483 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 1344252 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 2739705 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10216440 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 138281 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 34792 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77075 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 250148 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 138281 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 34792 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 74317 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247390 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13176345 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 3228773 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 7647789 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24052907 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13176345 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 3228773 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 7647789 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24052907 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.025134 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033899 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.055023 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.036930 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027390 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021352 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.221987 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.078780 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046753 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.050558 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.048174 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047720 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000054 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000016 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026184 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028675 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.114836 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.054706 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026184 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028675 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.114836 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.054706 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14247.871141 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14407.358418 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 9395.764623 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 35137.812348 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 37790.547259 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 29809.294069 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13146.105742 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13340.088608 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6086.600402 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16125.250000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16125.250000 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20723.829629 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 30600.203178 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 21882.044193 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 20723.829629 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 30600.203178 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 21882.044193 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 7912 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 2132 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 872 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 43 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.073394 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 49.581395 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 597674 # number of writebacks -system.cpu0.dcache.writebacks::total 597674 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 139516 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 139516 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 553631 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 553631 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 397 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 397 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 693147 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 693147 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 693147 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 693147 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 63739 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 131132 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 194871 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 28623 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 53102 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 81725 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1750 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3301 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5051 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 2 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 92362 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 184234 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 276596 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 92362 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 184234 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 276596 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 780368750 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1698635349 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2479004099 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 960165763 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1859721243 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2819887006 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19520250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 38036501 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 57556751 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 22000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 22000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1740534513 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3558356592 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 5298891105 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1740534513 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3558356592 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 5298891105 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27401033000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28573458500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 55974491500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1439106494 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 13338859363 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 14777965857 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28840139494 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 41912317863 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 70752457357 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033890 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.026711 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014085 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021347 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019372 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007999 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.050400 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.042835 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020198 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000027 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000008 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028670 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.024082 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.011500 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028670 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.024082 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.011500 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12243.190982 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12953.629541 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12721.257134 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33545.252524 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 35021.679843 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34504.582515 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11154.428571 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11522.720691 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11395.119976 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18844.703590 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 19314.331730 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19157.511696 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18844.703590 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 19314.331730 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19157.511696 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 597704 # number of writebacks +system.cpu0.dcache.writebacks::total 597704 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 139099 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 139099 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 554931 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 554931 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 402 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 402 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 694030 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 694030 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 694030 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 694030 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 63884 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 130960 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 194844 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 28702 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 53249 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 81951 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1759 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3311 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5070 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 4 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 4 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 92586 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 184209 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 276795 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 92586 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 184209 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 276795 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 782254000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1693207098 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2475461098 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 948597510 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1850547743 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2799145253 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19606000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 38066251 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 57672251 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 56499 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 56499 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1730851510 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3543754841 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 5274606351 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1730851510 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3543754841 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 5274606351 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27378129500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28579482250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 55957611750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1439295977 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 13341687506 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 14780983483 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28817425477 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 41921169756 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 70738595233 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033899 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.026683 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014082 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021352 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019436 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008021 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.050558 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.042958 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020268 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000054 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000016 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028675 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.024087 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.011508 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028675 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.024087 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.011508 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12244.912654 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12929.192868 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12704.836166 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33049.874922 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34752.722924 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34156.328208 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11146.105742 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11496.904561 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11375.197436 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14124.750000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14124.750000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18694.527358 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 19237.685678 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19056.003002 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18694.527358 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 19237.685678 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19056.003002 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1689,25 +1522,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 2093956 # DTB read hits -system.cpu1.dtb.read_misses 2077 # DTB read misses -system.cpu1.dtb.write_hits 1416211 # DTB write hits +system.cpu1.dtb.read_hits 2097642 # DTB read hits +system.cpu1.dtb.read_misses 2089 # DTB read misses +system.cpu1.dtb.write_hits 1419704 # DTB write hits system.cpu1.dtb.write_misses 373 # DTB write misses system.cpu1.dtb.flush_tlb 554 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 221 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1760 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_entries 1767 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 36 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 39 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.dtb.perms_faults 79 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 2096033 # DTB read accesses -system.cpu1.dtb.write_accesses 1416584 # DTB write accesses +system.cpu1.dtb.read_accesses 2099731 # DTB read accesses +system.cpu1.dtb.write_accesses 1420077 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 3510167 # DTB hits -system.cpu1.dtb.misses 2450 # DTB misses -system.cpu1.dtb.accesses 3512617 # DTB accesses +system.cpu1.dtb.hits 3517346 # DTB hits +system.cpu1.dtb.misses 2462 # DTB misses +system.cpu1.dtb.accesses 3519808 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1729,8 +1562,8 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 8180990 # ITB inst hits -system.cpu1.itb.inst_misses 1185 # ITB inst misses +system.cpu1.itb.inst_hits 8195558 # ITB inst hits +system.cpu1.itb.inst_misses 1195 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1739,51 +1572,51 @@ system.cpu1.itb.flush_tlb 554 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 221 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 12 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 944 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 946 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 8182175 # ITB inst accesses -system.cpu1.itb.hits 8180990 # DTB hits -system.cpu1.itb.misses 1185 # DTB misses -system.cpu1.itb.accesses 8182175 # DTB accesses -system.cpu1.numCycles 581419148 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 8196753 # ITB inst accesses +system.cpu1.itb.hits 8195558 # DTB hits +system.cpu1.itb.misses 1195 # DTB misses +system.cpu1.itb.accesses 8196753 # DTB accesses +system.cpu1.numCycles 584703165 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 7970398 # Number of instructions committed -system.cpu1.committedOps 10116193 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 9089557 # Number of integer alu accesses +system.cpu1.committedInsts 7984738 # Number of instructions committed +system.cpu1.committedOps 10135701 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 9107037 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 2019 # Number of float alu accesses -system.cpu1.num_func_calls 304010 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1112792 # number of instructions that are conditional controls -system.cpu1.num_int_insts 9089557 # number of integer instructions +system.cpu1.num_func_calls 304651 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1115193 # number of instructions that are conditional controls +system.cpu1.num_int_insts 9107037 # number of integer instructions system.cpu1.num_fp_insts 2019 # number of float instructions -system.cpu1.num_int_register_reads 52989642 # number of times the integer registers were read -system.cpu1.num_int_register_writes 9881584 # number of times the integer registers were written +system.cpu1.num_int_register_reads 53092313 # number of times the integer registers were read +system.cpu1.num_int_register_writes 9899825 # number of times the integer registers were written system.cpu1.num_fp_register_reads 1441 # number of times the floating registers were read system.cpu1.num_fp_register_writes 580 # number of times the floating registers were written -system.cpu1.num_mem_refs 3676962 # number of memory refs -system.cpu1.num_load_insts 2186992 # Number of load instructions -system.cpu1.num_store_insts 1489970 # Number of store instructions -system.cpu1.num_idle_cycles 545339727.510646 # Number of idle cycles -system.cpu1.num_busy_cycles 36079420.489354 # Number of busy cycles -system.cpu1.not_idle_fraction 0.062054 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.937946 # Percentage of idle cycles -system.cpu1.Branches 1445114 # Number of branches fetched +system.cpu1.num_mem_refs 3684662 # number of memory refs +system.cpu1.num_load_insts 2190856 # Number of load instructions +system.cpu1.num_store_insts 1493806 # Number of store instructions +system.cpu1.num_idle_cycles 548865377.428164 # Number of idle cycles +system.cpu1.num_busy_cycles 35837787.571836 # Number of busy cycles +system.cpu1.not_idle_fraction 0.061292 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.938708 # Percentage of idle cycles +system.cpu1.Branches 1448177 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu2.branchPred.lookups 4780240 # Number of BP lookups -system.cpu2.branchPred.condPredicted 3898194 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 223690 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 3180058 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 2524004 # Number of BTB hits +system.cpu2.branchPred.lookups 4782343 # Number of BP lookups +system.cpu2.branchPred.condPredicted 3901882 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 223184 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 3184465 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 2528356 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 79.369747 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 414035 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 21682 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 79.396571 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 413120 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 21664 # Number of incorrect RAS predictions. system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1807,25 +1640,25 @@ system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu2.dtb.inst_hits 0 # ITB inst hits system.cpu2.dtb.inst_misses 0 # ITB inst misses -system.cpu2.dtb.read_hits 10926394 # DTB read hits -system.cpu2.dtb.read_misses 23081 # DTB read misses -system.cpu2.dtb.write_hits 3349602 # DTB write hits -system.cpu2.dtb.write_misses 6536 # DTB write misses +system.cpu2.dtb.read_hits 10925413 # DTB read hits +system.cpu2.dtb.read_misses 23157 # DTB read misses +system.cpu2.dtb.write_hits 3347832 # DTB write hits +system.cpu2.dtb.write_misses 6500 # DTB write misses system.cpu2.dtb.flush_tlb 552 # Number of times complete TLB was flushed system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.dtb.flush_tlb_mva_asid 540 # Number of times TLB was flushed by MVA & ASID +system.cpu2.dtb.flush_tlb_mva_asid 542 # Number of times TLB was flushed by MVA & ASID system.cpu2.dtb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID -system.cpu2.dtb.flush_entries 2337 # Number of entries that have been flushed from TLB -system.cpu2.dtb.align_faults 728 # Number of TLB faults due to alignment restrictions -system.cpu2.dtb.prefetch_faults 164 # Number of TLB faults due to prefetch +system.cpu2.dtb.flush_entries 2330 # Number of entries that have been flushed from TLB +system.cpu2.dtb.align_faults 739 # Number of TLB faults due to alignment restrictions +system.cpu2.dtb.prefetch_faults 153 # Number of TLB faults due to prefetch system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions -system.cpu2.dtb.read_accesses 10949475 # DTB read accesses -system.cpu2.dtb.write_accesses 3356138 # DTB write accesses +system.cpu2.dtb.perms_faults 476 # Number of TLB faults due to permissions restrictions +system.cpu2.dtb.read_accesses 10948570 # DTB read accesses +system.cpu2.dtb.write_accesses 3354332 # DTB write accesses system.cpu2.dtb.inst_accesses 0 # ITB inst accesses -system.cpu2.dtb.hits 14275996 # DTB hits -system.cpu2.dtb.misses 29617 # DTB misses -system.cpu2.dtb.accesses 14305613 # DTB accesses +system.cpu2.dtb.hits 14273245 # DTB hits +system.cpu2.dtb.misses 29657 # DTB misses +system.cpu2.dtb.accesses 14302902 # DTB accesses system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1847,294 +1680,294 @@ system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu2.itb.inst_hits 4052754 # ITB inst hits -system.cpu2.itb.inst_misses 4681 # ITB inst misses +system.cpu2.itb.inst_hits 4050371 # ITB inst hits +system.cpu2.itb.inst_misses 4655 # ITB inst misses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.write_hits 0 # DTB write hits system.cpu2.itb.write_misses 0 # DTB write misses system.cpu2.itb.flush_tlb 552 # Number of times complete TLB was flushed system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.itb.flush_tlb_mva_asid 540 # Number of times TLB was flushed by MVA & ASID +system.cpu2.itb.flush_tlb_mva_asid 542 # Number of times TLB was flushed by MVA & ASID system.cpu2.itb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID -system.cpu2.itb.flush_entries 1722 # Number of entries that have been flushed from TLB +system.cpu2.itb.flush_entries 1717 # Number of entries that have been flushed from TLB system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.itb.perms_faults 963 # Number of TLB faults due to permissions restrictions +system.cpu2.itb.perms_faults 991 # Number of TLB faults due to permissions restrictions system.cpu2.itb.read_accesses 0 # DTB read accesses system.cpu2.itb.write_accesses 0 # DTB write accesses -system.cpu2.itb.inst_accesses 4057435 # ITB inst accesses -system.cpu2.itb.hits 4052754 # DTB hits -system.cpu2.itb.misses 4681 # DTB misses -system.cpu2.itb.accesses 4057435 # DTB accesses -system.cpu2.numCycles 88329548 # number of cpu cycles simulated +system.cpu2.itb.inst_accesses 4055026 # ITB inst accesses +system.cpu2.itb.hits 4050371 # DTB hits +system.cpu2.itb.misses 4655 # DTB misses +system.cpu2.itb.accesses 4055026 # DTB accesses +system.cpu2.numCycles 88306923 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 9368286 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 32480016 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 4780240 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 2938039 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 6853051 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 1759446 # Number of cycles fetch has spent squashing -system.cpu2.fetch.TlbCycles 50956 # Number of cycles fetch has spent waiting for tlb -system.cpu2.fetch.BlockedCycles 19165610 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 248 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 867 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 33412 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 724302 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 479 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 4051341 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 290206 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.ItlbSquashes 2075 # Number of outstanding ITLB misses that were squashed -system.cpu2.fetch.rateDist::samples 37405927 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.043731 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.431289 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 9346989 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 32490356 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 4782343 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 2941476 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 6854845 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 1758076 # Number of cycles fetch has spent squashing +system.cpu2.fetch.TlbCycles 51100 # Number of cycles fetch has spent waiting for tlb +system.cpu2.fetch.BlockedCycles 19188137 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 264 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 924 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 33833 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 718254 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 435 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 4048944 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 289644 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.ItlbSquashes 2020 # Number of outstanding ITLB misses that were squashed +system.cpu2.fetch.rateDist::samples 37402774 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.043825 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.431125 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 30558019 81.69% 81.69% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 385772 1.03% 82.72% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 515915 1.38% 84.10% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 819609 2.19% 86.29% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 625256 1.67% 87.97% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 342326 0.92% 88.88% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1044683 2.79% 91.67% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 230213 0.62% 92.29% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 2884134 7.71% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 30553136 81.69% 81.69% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 385541 1.03% 82.72% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 516309 1.38% 84.10% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 819811 2.19% 86.29% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 629209 1.68% 87.97% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 341976 0.91% 88.89% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 1043472 2.79% 91.68% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 229749 0.61% 92.29% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 2883571 7.71% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 37405927 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.054118 # Number of branch fetches per cycle -system.cpu2.fetch.rate 0.367714 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 9993670 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 19739606 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 6190224 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 324742 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 1156786 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 609493 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 53173 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 36942390 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 178785 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 1156786 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 10542033 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 6802518 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 11433975 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 5951508 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1518203 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 34853467 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 104 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 325261 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 883658 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.FullRegisterEvents 140 # Number of times there has been no free registers -system.cpu2.rename.RenamedOperands 37388012 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 160878048 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 148313673 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 3357 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 26544776 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 10843235 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 285604 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 261905 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3322163 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 6624625 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 3901879 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 530898 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 772979 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 32179363 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 501455 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 34749523 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 55329 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 7166724 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 19100923 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 145150 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 37405927 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 0.928984 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.590317 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 37402774 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.054156 # Number of branch fetches per cycle +system.cpu2.fetch.rate 0.367925 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 9974482 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 19754417 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 6192036 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 324676 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 1156258 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 608942 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 52938 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 36945008 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 178323 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 1156258 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 10522715 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 6823267 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 11427905 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 5953488 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1518249 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 34855169 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 93 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 324878 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 884563 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.FullRegisterEvents 125 # Number of times there has been no free registers +system.cpu2.rename.RenamedOperands 37394312 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 160859531 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 148302897 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 3365 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 26531284 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 10863027 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 285247 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 261616 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3319534 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 6621271 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 3899723 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 529692 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 779693 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 32174765 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 504636 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 34747602 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 55361 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 7180763 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 19089893 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 148627 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 37402774 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 0.929011 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.590003 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 24720555 66.09% 66.09% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3979487 10.64% 76.73% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 2312001 6.18% 82.91% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 1968335 5.26% 88.17% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 2779247 7.43% 95.60% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 968566 2.59% 98.19% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 497905 1.33% 99.52% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 144867 0.39% 99.91% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 34964 0.09% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 24715445 66.08% 66.08% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3980638 10.64% 76.72% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 2310084 6.18% 82.90% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 1974798 5.28% 88.18% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 2777209 7.43% 95.60% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 968528 2.59% 98.19% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 496348 1.33% 99.52% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 144954 0.39% 99.91% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 34770 0.09% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 37405927 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 37402774 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 19427 1.28% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 1 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.28% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 1392100 91.45% 92.73% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 110700 7.27% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 19778 1.30% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.30% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 1391818 91.56% 92.86% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 108581 7.14% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 8337 0.02% 0.02% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 19784762 56.94% 56.96% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 28044 0.08% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 4 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 4 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 384 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.04% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 11409832 32.83% 89.88% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 3518152 10.12% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 8338 0.02% 0.02% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 19786480 56.94% 56.97% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 28071 0.08% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 5 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 5 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 384 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.05% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 11408808 32.83% 89.88% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 3515506 10.12% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 34749523 # Type of FU issued -system.cpu2.iq.rate 0.393408 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 1522228 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.043806 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 108504523 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 39852721 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 28051848 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 7496 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 3959 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 3344 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 36259410 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 4004 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 206643 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 34747602 # Type of FU issued +system.cpu2.iq.rate 0.393487 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 1520177 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.043749 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 108495492 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 39865371 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 28048299 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 7541 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 3951 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 3361 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 36255412 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 4029 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 205816 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 1533647 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 2027 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 9444 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 562515 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 1533232 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 1949 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 9487 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 562230 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 5286265 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 344866 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 5287398 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 344554 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 1156786 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 5177746 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 87629 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 32763326 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 61736 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 6624625 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 3901879 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 359192 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 29253 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 2415 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 9444 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 107780 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 89787 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 197567 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 33835206 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 11139307 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 914317 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 1156258 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 5195373 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 88422 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 32761739 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 61550 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 6621271 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 3899723 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 362828 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 29785 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2577 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 9487 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 107399 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 89296 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 196695 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 33832847 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 11137918 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 914755 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 82508 # number of nop insts executed -system.cpu2.iew.exec_refs 14623996 # number of memory reference insts executed -system.cpu2.iew.exec_branches 3761047 # Number of branches executed -system.cpu2.iew.exec_stores 3484689 # Number of stores executed -system.cpu2.iew.exec_rate 0.383056 # Inst execution rate -system.cpu2.iew.wb_sent 33433924 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 28055192 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 16098734 # num instructions producing a value -system.cpu2.iew.wb_consumers 29085804 # num instructions consuming a value +system.cpu2.iew.exec_nop 82338 # number of nop insts executed +system.cpu2.iew.exec_refs 14620271 # number of memory reference insts executed +system.cpu2.iew.exec_branches 3761250 # Number of branches executed +system.cpu2.iew.exec_stores 3482353 # Number of stores executed +system.cpu2.iew.exec_rate 0.383128 # Inst execution rate +system.cpu2.iew.wb_sent 33431998 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 28051660 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 16098716 # num instructions producing a value +system.cpu2.iew.wb_consumers 29087027 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 0.317620 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.553491 # average fanout of values written-back +system.cpu2.iew.wb_rate 0.317661 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.553467 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 7134883 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 356305 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 171320 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 36248935 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 0.700393 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.738300 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 7131660 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 356009 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 171002 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 36246314 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 0.700075 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.737192 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 27340525 75.42% 75.42% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 4430140 12.22% 87.65% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1255420 3.46% 91.11% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 637620 1.76% 92.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 510981 1.41% 94.28% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 317875 0.88% 95.15% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 419132 1.16% 96.31% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 311355 0.86% 97.17% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 1025887 2.83% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 27334959 75.41% 75.41% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 4433375 12.23% 87.65% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1255912 3.46% 91.11% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 639801 1.77% 92.88% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 511761 1.41% 94.29% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 317445 0.88% 95.16% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 418775 1.16% 96.32% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 310656 0.86% 97.18% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 1023630 2.82% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 36248935 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 20549284 # Number of instructions committed -system.cpu2.commit.committedOps 25388512 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 36246314 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 20540563 # Number of instructions committed +system.cpu2.commit.committedOps 25375153 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 8430342 # Number of memory references committed -system.cpu2.commit.loads 5090978 # Number of loads committed -system.cpu2.commit.membars 94231 # Number of memory barriers committed -system.cpu2.commit.branches 3241086 # Number of branches committed +system.cpu2.commit.refs 8425532 # Number of memory references committed +system.cpu2.commit.loads 5088039 # Number of loads committed +system.cpu2.commit.membars 94081 # Number of memory barriers committed +system.cpu2.commit.branches 3238597 # Number of branches committed system.cpu2.commit.fp_insts 3299 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 22644563 # Number of committed integer instructions. -system.cpu2.commit.function_calls 295800 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 1025887 # number cycles where commit BW limit reached +system.cpu2.commit.int_insts 22633154 # Number of committed integer instructions. +system.cpu2.commit.function_calls 295425 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 1023630 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 67225559 # The number of ROB reads -system.cpu2.rob.rob_writes 66247729 # The number of ROB writes -system.cpu2.timesIdled 359329 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 50923621 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 3554004914 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 20493925 # Number of Instructions Simulated -system.cpu2.committedOps 25333153 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 20493925 # Number of Instructions Simulated -system.cpu2.cpi 4.310036 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 4.310036 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.232017 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.232017 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 157011420 # number of integer regfile reads -system.cpu2.int_regfile_writes 29864331 # number of integer regfile writes -system.cpu2.fp_regfile_reads 46835 # number of floating regfile reads -system.cpu2.fp_regfile_writes 45178 # number of floating regfile writes -system.cpu2.misc_regfile_reads 66864323 # number of misc regfile reads -system.cpu2.misc_regfile_writes 296992 # number of misc regfile writes +system.cpu2.rob.rob_reads 67208837 # The number of ROB reads +system.cpu2.rob.rob_writes 66213984 # The number of ROB writes +system.cpu2.timesIdled 359252 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 50904149 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 3546216081 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 20485207 # Number of Instructions Simulated +system.cpu2.committedOps 25319797 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 20485207 # Number of Instructions Simulated +system.cpu2.cpi 4.310765 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 4.310765 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.231977 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.231977 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 156999830 # number of integer regfile reads +system.cpu2.int_regfile_writes 29869338 # number of integer regfile writes +system.cpu2.fp_regfile_reads 46882 # number of floating regfile reads +system.cpu2.fp_regfile_writes 45194 # number of floating regfile writes +system.cpu2.misc_regfile_reads 67020139 # number of misc regfile reads +system.cpu2.misc_regfile_writes 296788 # number of misc regfile writes system.iocache.tags.replacements 0 # number of replacements system.iocache.tags.tagsinuse 0 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. @@ -2151,10 +1984,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1347826044250 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1347826044250 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1347826044250 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1347826044250 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1539425711000 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1539425711000 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1539425711000 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1539425711000 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt index 1944dbbec..ef9bf74a4 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.550456 # Number of seconds simulated -sim_ticks 2550455693500 # Number of ticks simulated -final_tick 2550455693500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.550648 # Number of seconds simulated +sim_ticks 2550647964000 # Number of ticks simulated +final_tick 2550647964000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 59744 # Simulator instruction rate (inst/s) -host_op_rate 76873 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2526372396 # Simulator tick rate (ticks/s) -host_mem_usage 427472 # Number of bytes of host memory used -host_seconds 1009.53 # Real time elapsed on the host -sim_insts 60313472 # Number of instructions simulated -sim_ops 77606209 # Number of ops (including micro ops) simulated +host_inst_rate 57676 # Simulator instruction rate (inst/s) +host_op_rate 74213 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2439007396 # Simulator tick rate (ticks/s) +host_mem_usage 470664 # Number of bytes of host memory used +host_seconds 1045.77 # Real time elapsed on the host +sim_insts 60315890 # Number of instructions simulated +sim_ops 77609880 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory @@ -26,142 +26,142 @@ system.realview.nvmem.bw_inst_read::total 25 # I system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 2176 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 2048 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 504320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 5079000 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 832 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 295488 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4015064 # Number of bytes read from this memory -system.physmem.bytes_read::total 131007536 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 504320 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 295488 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 799808 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3786368 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1520720 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1495380 # Number of bytes written to this memory -system.physmem.bytes_written::total 6802468 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 483008 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 5043284 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 640 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 315584 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4051356 # Number of bytes read from this memory +system.physmem.bytes_read::total 131006576 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 483008 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 315584 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 798592 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3785856 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1521376 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1494724 # Number of bytes written to this memory +system.physmem.bytes_written::total 6801956 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 34 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 32 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 7880 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 79395 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 13 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 4617 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 62741 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15293498 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59162 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 380180 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 373845 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813187 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47485839 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 853 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu0.inst 7547 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 78836 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 10 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 4931 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 63309 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15293483 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59154 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 380344 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 373681 # Number of write requests responded to by this memory +system.physmem.num_writes::total 813179 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47482259 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 803 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 197737 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1991409 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 326 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 115857 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1574254 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51366325 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 197737 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 115857 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 313594 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1484585 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 596254 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 586319 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2667158 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1484585 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47485839 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 853 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 189367 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1977256 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 251 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 123727 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1588363 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51362077 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 189367 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 123727 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 313094 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1484272 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 596466 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 586017 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2666756 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1484272 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47482259 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 803 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 197737 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2587663 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 326 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 115857 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2160572 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54033483 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15293498 # Number of read requests accepted -system.physmem.writeReqs 813187 # Number of write requests accepted -system.physmem.readBursts 15293498 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 813187 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 978241024 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 542848 # Total number of bytes read from write queue -system.physmem.bytesWritten 6911808 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 131007536 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6802468 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 8482 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 705190 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4696 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 955869 # Per bank write bursts -system.physmem.perBankRdBursts::1 955539 # Per bank write bursts -system.physmem.perBankRdBursts::2 954667 # Per bank write bursts -system.physmem.perBankRdBursts::3 954789 # Per bank write bursts -system.physmem.perBankRdBursts::4 955759 # Per bank write bursts -system.physmem.perBankRdBursts::5 955951 # Per bank write bursts -system.physmem.perBankRdBursts::6 954859 # Per bank write bursts -system.physmem.perBankRdBursts::7 954668 # Per bank write bursts -system.physmem.perBankRdBursts::8 956272 # Per bank write bursts -system.physmem.perBankRdBursts::9 955769 # Per bank write bursts -system.physmem.perBankRdBursts::10 954516 # Per bank write bursts -system.physmem.perBankRdBursts::11 954114 # Per bank write bursts -system.physmem.perBankRdBursts::12 956222 # Per bank write bursts -system.physmem.perBankRdBursts::13 955973 # Per bank write bursts -system.physmem.perBankRdBursts::14 955087 # Per bank write bursts -system.physmem.perBankRdBursts::15 954962 # Per bank write bursts -system.physmem.perBankWrBursts::0 6687 # Per bank write bursts -system.physmem.perBankWrBursts::1 6466 # Per bank write bursts -system.physmem.perBankWrBursts::2 6605 # Per bank write bursts -system.physmem.perBankWrBursts::3 6628 # Per bank write bursts -system.physmem.perBankWrBursts::4 6579 # Per bank write bursts -system.physmem.perBankWrBursts::5 6834 # Per bank write bursts -system.physmem.perBankWrBursts::6 6823 # Per bank write bursts -system.physmem.perBankWrBursts::7 6763 # Per bank write bursts -system.physmem.perBankWrBursts::8 7134 # Per bank write bursts -system.physmem.perBankWrBursts::9 6882 # Per bank write bursts -system.physmem.perBankWrBursts::10 6543 # Per bank write bursts -system.physmem.perBankWrBursts::11 6191 # Per bank write bursts -system.physmem.perBankWrBursts::12 7147 # Per bank write bursts -system.physmem.perBankWrBursts::13 6760 # Per bank write bursts -system.physmem.perBankWrBursts::14 7044 # Per bank write bursts -system.physmem.perBankWrBursts::15 6911 # Per bank write bursts +system.physmem.bw_total::cpu0.inst 189367 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2573722 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 251 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 123727 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2174381 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54028833 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15293483 # Number of read requests accepted +system.physmem.writeReqs 813179 # Number of write requests accepted +system.physmem.readBursts 15293483 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 813179 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 976671488 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 2111424 # Total number of bytes read from write queue +system.physmem.bytesWritten 6834624 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 131006576 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6801956 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 32991 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706366 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4694 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 955809 # Per bank write bursts +system.physmem.perBankRdBursts::1 953120 # Per bank write bursts +system.physmem.perBankRdBursts::2 953063 # Per bank write bursts +system.physmem.perBankRdBursts::3 953290 # Per bank write bursts +system.physmem.perBankRdBursts::4 955524 # Per bank write bursts +system.physmem.perBankRdBursts::5 952811 # Per bank write bursts +system.physmem.perBankRdBursts::6 952747 # Per bank write bursts +system.physmem.perBankRdBursts::7 952554 # Per bank write bursts +system.physmem.perBankRdBursts::8 956154 # Per bank write bursts +system.physmem.perBankRdBursts::9 953015 # Per bank write bursts +system.physmem.perBankRdBursts::10 952848 # Per bank write bursts +system.physmem.perBankRdBursts::11 952579 # Per bank write bursts +system.physmem.perBankRdBursts::12 956184 # Per bank write bursts +system.physmem.perBankRdBursts::13 953741 # Per bank write bursts +system.physmem.perBankRdBursts::14 953594 # Per bank write bursts +system.physmem.perBankRdBursts::15 953459 # Per bank write bursts +system.physmem.perBankWrBursts::0 6616 # Per bank write bursts +system.physmem.perBankWrBursts::1 6407 # Per bank write bursts +system.physmem.perBankWrBursts::2 6542 # Per bank write bursts +system.physmem.perBankWrBursts::3 6564 # Per bank write bursts +system.physmem.perBankWrBursts::4 6491 # Per bank write bursts +system.physmem.perBankWrBursts::5 6761 # Per bank write bursts +system.physmem.perBankWrBursts::6 6753 # Per bank write bursts +system.physmem.perBankWrBursts::7 6706 # Per bank write bursts +system.physmem.perBankWrBursts::8 7029 # Per bank write bursts +system.physmem.perBankWrBursts::9 6806 # Per bank write bursts +system.physmem.perBankWrBursts::10 6476 # Per bank write bursts +system.physmem.perBankWrBursts::11 6118 # Per bank write bursts +system.physmem.perBankWrBursts::12 7056 # Per bank write bursts +system.physmem.perBankWrBursts::13 6677 # Per bank write bursts +system.physmem.perBankWrBursts::14 6959 # Per bank write bursts +system.physmem.perBankWrBursts::15 6830 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2550454486000 # Total gap between requests +system.physmem.totGap 2550646795500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 44 # Read request sizes (log2) system.physmem.readPktSize::3 15138816 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 154638 # Read request sizes (log2) +system.physmem.readPktSize::6 154623 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 754025 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 59162 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1173632 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1113468 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1067801 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3688063 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2661485 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2656312 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2669345 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 52900 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 59933 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 20414 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 20379 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 20336 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20280 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20242 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20201 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20171 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 38 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 7 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59154 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1055042 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 994364 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 947765 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 947544 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 945397 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 945218 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2783572 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2783267 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3699218 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 24042 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 23218 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 23233 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 22770 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 22263 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 21886 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 21619 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 50 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 16 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -173,717 +173,457 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4933 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5661 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5378 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4912 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4910 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4924 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4835 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4824 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4802 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4788 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4768 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4751 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4744 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4738 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4729 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4737 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4717 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4678 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5055 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 126 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 57 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 86865 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 11341.188281 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 1014.168764 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16824.493217 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 23628 27.20% 27.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14156 16.30% 43.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 2700 3.11% 46.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2166 2.49% 49.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1318 1.52% 50.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1170 1.35% 51.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 896 1.03% 52.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 913 1.05% 54.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 566 0.65% 54.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 606 0.70% 55.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 521 0.60% 55.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 631 0.73% 56.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 271 0.31% 57.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 267 0.31% 57.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 154 0.18% 57.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 590 0.68% 58.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 110 0.13% 58.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 147 0.17% 58.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 73 0.08% 58.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 151 0.17% 58.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 55 0.06% 58.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 532 0.61% 59.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 32 0.04% 59.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 226 0.26% 59.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 18 0.02% 59.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 114 0.13% 59.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 25 0.03% 59.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 112 0.13% 60.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 26 0.03% 60.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 51 0.06% 60.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 19 0.02% 60.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 424 0.49% 60.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 10 0.01% 60.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 29 0.03% 60.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 12 0.01% 60.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 47 0.05% 60.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 15 0.02% 60.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 23 0.03% 60.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 12 0.01% 60.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 153 0.18% 60.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 13 0.01% 60.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 25 0.03% 61.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 8 0.01% 61.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 30 0.03% 61.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 14 0.02% 61.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 22 0.03% 61.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 8 0.01% 61.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 344 0.40% 61.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 8 0.01% 61.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 12 0.01% 61.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 9 0.01% 61.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 150 0.17% 61.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 12 0.01% 61.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 8 0.01% 61.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 14 0.02% 61.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 136 0.16% 61.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 11 0.01% 61.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 13 0.01% 61.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 10 0.01% 61.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 83 0.10% 62.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 9 0.01% 62.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 12 0.01% 62.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 10 0.01% 62.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 470 0.54% 62.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 7 0.01% 62.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 13 0.01% 62.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 8 0.01% 62.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 83 0.10% 62.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 13 0.01% 62.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 10 0.01% 62.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 11 0.01% 62.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 20 0.02% 62.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 11 0.01% 62.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 7 0.01% 62.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 8 0.01% 62.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 151 0.17% 63.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 7 0.01% 63.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 13 0.01% 63.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 10 0.01% 63.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 397 0.46% 63.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 3 0.00% 63.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 13 0.01% 63.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 7 0.01% 63.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 18 0.02% 63.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 13 0.01% 63.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 9 0.01% 63.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 10 0.01% 63.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 76 0.09% 63.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 6 0.01% 63.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5767 11 0.01% 63.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5831 5 0.01% 63.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 208 0.24% 63.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5959 5 0.01% 63.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6023 13 0.01% 63.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6087 7 0.01% 63.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 368 0.42% 64.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6215 6 0.01% 64.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6279 3 0.00% 64.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6343 4 0.00% 64.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 73 0.08% 64.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6471 2 0.00% 64.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 7 0.01% 64.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 5 0.01% 64.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 137 0.16% 64.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6727 10 0.01% 64.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 24 0.03% 64.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6855 2 0.00% 64.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 60 0.07% 64.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6983 5 0.01% 64.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7047 5 0.01% 64.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7111 7 0.01% 64.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 270 0.31% 65.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7239 5 0.01% 65.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7303 10 0.01% 65.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7367 9 0.01% 65.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 215 0.25% 65.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7495 8 0.01% 65.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7559 21 0.02% 65.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7623 7 0.01% 65.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 8 0.01% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7751 2 0.00% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7815 2 0.00% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 69 0.08% 65.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8007 4 0.00% 65.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8071 6 0.01% 65.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 602 0.69% 66.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8391 1 0.00% 66.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 67 0.08% 66.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8640-8647 1 0.00% 66.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 2 0.00% 66.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 203 0.23% 66.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 262 0.30% 66.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9280-9287 1 0.00% 66.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 56 0.06% 66.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 129 0.15% 67.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9799 1 0.00% 67.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 65 0.07% 67.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 1 0.00% 67.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 354 0.41% 67.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10368-10375 1 0.00% 67.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 132 0.15% 67.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 66 0.08% 67.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 2 0.00% 67.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 377 0.43% 68.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 143 0.16% 68.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 1 0.00% 68.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 65 0.07% 68.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 444 0.51% 68.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 65 0.07% 69.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12679 1 0.00% 69.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 120 0.14% 69.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 129 0.15% 69.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 321 0.37% 69.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 4 0.00% 69.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13703 1 0.00% 69.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 137 0.16% 69.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13959 1 0.00% 69.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 5 0.01% 69.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14144-14151 1 0.00% 69.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14215 1 0.00% 69.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 386 0.44% 70.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 64 0.07% 70.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 71 0.08% 70.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 56 0.06% 70.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15239 1 0.00% 70.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 386 0.44% 70.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 121 0.14% 71.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15680-15687 1 0.00% 71.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 5 0.01% 71.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 125 0.14% 71.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 641 0.74% 72.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16448-16455 1 0.00% 72.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16512-16519 1 0.00% 72.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 125 0.14% 72.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16832-16839 1 0.00% 72.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 7 0.01% 72.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 120 0.14% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17216-17223 1 0.00% 72.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 386 0.44% 72.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17472-17479 1 0.00% 72.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 54 0.06% 72.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17728-17735 2 0.00% 72.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17856-17863 1 0.00% 72.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 71 0.08% 72.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17984-17991 1 0.00% 72.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18112-18119 1 0.00% 72.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 65 0.07% 72.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18368-18375 1 0.00% 72.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 384 0.44% 73.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 5 0.01% 73.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 132 0.15% 73.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 6 0.01% 73.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19335 1 0.00% 73.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 322 0.37% 73.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 129 0.15% 74.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 120 0.14% 74.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 65 0.07% 74.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 442 0.51% 74.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20672-20679 1 0.00% 74.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 64 0.07% 74.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 1 0.00% 74.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21120-21127 1 0.00% 74.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 144 0.17% 75.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 377 0.43% 75.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 65 0.07% 75.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 131 0.15% 75.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 354 0.41% 76.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22656-22663 1 0.00% 76.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 66 0.08% 76.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22912-22919 1 0.00% 76.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 128 0.15% 76.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23303 55 0.06% 76.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 261 0.30% 76.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23616-23623 1 0.00% 76.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 203 0.23% 76.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 2 0.00% 76.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24256-24263 1 0.00% 76.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 67 0.08% 77.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24512-24519 1 0.00% 77.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 495 0.57% 77.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 66 0.08% 77.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 2 0.00% 77.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 204 0.23% 77.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 262 0.30% 78.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25856-25863 56 0.06% 78.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 129 0.15% 78.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 67 0.08% 78.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26432-26439 1 0.00% 78.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26560-26567 1 0.00% 78.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 355 0.41% 78.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26752-26759 1 0.00% 78.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 131 0.15% 79.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26944-26951 1 0.00% 79.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27072-27079 1 0.00% 79.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 64 0.07% 79.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27328-27335 2 0.00% 79.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 3 0.00% 79.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27520-27527 1 0.00% 79.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 377 0.43% 79.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27840-27847 1 0.00% 79.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 143 0.16% 79.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 65 0.07% 79.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 441 0.51% 80.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 65 0.07% 80.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29120-29127 1 0.00% 80.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 119 0.14% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29312-29319 1 0.00% 80.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 128 0.15% 80.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29568-29575 1 0.00% 80.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 321 0.37% 81.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 6 0.01% 81.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 134 0.15% 81.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 4 0.00% 81.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 385 0.44% 81.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 66 0.08% 81.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 71 0.08% 81.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31296-31303 2 0.00% 81.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 54 0.06% 81.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 385 0.44% 82.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 120 0.14% 82.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 4 0.00% 82.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 124 0.14% 82.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 640 0.74% 83.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32896-32903 1 0.00% 83.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 124 0.14% 83.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 4 0.00% 83.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 121 0.14% 83.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33664-33671 1 0.00% 83.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33728-33735 1 0.00% 83.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 386 0.44% 84.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 54 0.06% 84.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34112-34119 1 0.00% 84.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 71 0.08% 84.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34368-34375 1 0.00% 84.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 66 0.08% 84.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 384 0.44% 84.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35008-35015 1 0.00% 84.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 4 0.00% 84.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 134 0.15% 84.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 5 0.01% 84.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35776-35783 1 0.00% 84.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 321 0.37% 85.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 128 0.15% 85.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36224-36231 2 0.00% 85.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 120 0.14% 85.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 65 0.07% 85.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 441 0.51% 86.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 64 0.07% 86.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 1 0.00% 86.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 143 0.16% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37760-37767 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37824-37831 1 0.00% 86.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 377 0.43% 86.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 1 0.00% 86.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38208-38215 1 0.00% 86.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 64 0.07% 86.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38464-38471 1 0.00% 86.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 130 0.15% 87.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 355 0.41% 87.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 66 0.08% 87.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 128 0.15% 87.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39616-39623 1 0.00% 87.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39680-39687 55 0.06% 87.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 261 0.30% 88.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40000-40007 1 0.00% 88.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 203 0.23% 88.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 1 0.00% 88.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40640-40647 1 0.00% 88.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 66 0.08% 88.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 496 0.57% 88.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 67 0.08% 89.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41280-41287 1 0.00% 89.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 2 0.00% 89.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 203 0.23% 89.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41920-41927 1 0.00% 89.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 260 0.30% 89.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42247 55 0.06% 89.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42304-42311 1 0.00% 89.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 128 0.15% 89.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 67 0.08% 89.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42880-42887 1 0.00% 89.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 353 0.41% 90.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 131 0.15% 90.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 65 0.07% 90.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43840-43847 1 0.00% 90.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 379 0.44% 90.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 143 0.16% 91.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44352-44359 1 0.00% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44416-44423 2 0.00% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 67 0.08% 91.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44864-44871 1 0.00% 91.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 443 0.51% 91.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 67 0.08% 91.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45440-45447 1 0.00% 91.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 122 0.14% 91.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45632-45639 1 0.00% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45696-45703 1 0.00% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 130 0.15% 92.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46016-46023 1 0.00% 92.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 322 0.37% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 4 0.00% 92.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 131 0.15% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 5 0.01% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46976-46983 1 0.00% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 384 0.44% 93.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 64 0.07% 93.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47552-47559 1 0.00% 93.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 72 0.08% 93.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47808-47815 1 0.00% 93.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 54 0.06% 93.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 385 0.44% 93.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 121 0.14% 93.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48576-48583 1 0.00% 93.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 5 0.01% 93.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48832-48839 1 0.00% 93.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 123 0.14% 93.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 2 0.00% 93.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 1 0.00% 93.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5211 6.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49536-49543 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49856-49863 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50112-50119 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50624-50631 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50688-50695 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51008-51015 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51456-51463 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51648-51655 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51712-51719 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 86865 # Bytes accessed per row activation -system.physmem.totQLat 369784547000 # Total ticks spent queuing -system.physmem.totMemAccLat 463560559500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 76425080000 # Total ticks spent in databus transfers -system.physmem.totBankLat 17350932500 # Total ticks spent accessing banks -system.physmem.avgQLat 24192.62 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1135.16 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 297 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 290 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 288 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 285 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 277 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 277 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 273 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 267 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 262 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 261 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 261 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2390 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3959 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4958 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5019 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5011 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5118 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5111 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4981 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5456 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5185 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5855 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5373 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4897 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4875 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4842 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2215 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 982 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1034 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1009 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 915 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 954 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 918 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 909 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 899 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 867 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 895 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 858 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 852 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 852 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 853 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 851 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 847 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 846 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 844 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 863 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 965273 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1013.486813 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 999.850047 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 92.541667 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 4202 0.44% 0.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3517 0.36% 0.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1855 0.19% 0.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1291 0.13% 1.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 949 0.10% 1.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 717 0.07% 1.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 589 0.06% 1.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 765 0.08% 1.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 951388 98.56% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 965273 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5001 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 3051.486103 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 52637.524815 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-65535 4974 99.46% 99.46% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::65536-131071 1 0.02% 99.48% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::131072-196607 8 0.16% 99.64% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-262143 6 0.12% 99.76% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::393216-458751 1 0.02% 99.78% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::589824-655359 2 0.04% 99.82% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::983040-1.04858e+06 1 0.02% 99.84% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.17965e+06-1.24518e+06 7 0.14% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.37626e+06-1.44179e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5001 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5001 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 21.353929 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 19.695200 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 9.701170 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::1 8 0.16% 0.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::2 2 0.04% 0.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::3 3 0.06% 0.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4 1 0.02% 0.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::5 8 0.16% 0.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::6 1 0.02% 0.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::7 1 0.02% 0.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::8 3 0.06% 0.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::9 5 0.10% 0.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::10 2 0.04% 0.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::11 5 0.10% 0.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::12 2 0.04% 0.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::13 1 0.02% 0.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::14 1 0.02% 0.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::15 10 0.20% 1.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2816 56.31% 57.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 26 0.52% 57.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 135 2.70% 60.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 879 17.58% 78.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 49 0.98% 79.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 23 0.46% 79.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 15 0.30% 79.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 25 0.50% 80.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 14 0.28% 80.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 18 0.36% 81.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 7 0.14% 81.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 15 0.30% 81.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 16 0.32% 81.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 18 0.36% 82.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 15 0.30% 82.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 8 0.16% 82.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 16 0.32% 82.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 10 0.20% 83.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 1 0.02% 83.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 1 0.02% 83.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 3 0.06% 83.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 243 4.86% 88.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 480 9.60% 97.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 27 0.54% 98.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 20 0.40% 98.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 27 0.54% 99.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 21 0.42% 99.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 16 0.32% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 2 0.04% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5001 # Writes before turning the bus around for reads +system.physmem.totQLat 577566851750 # Total ticks spent queuing +system.physmem.totMemAccLat 682115428000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 76302460000 # Total ticks spent in databus transfers +system.physmem.totBankLat 28246116250 # Total ticks spent accessing banks +system.physmem.avgQLat 37847.20 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1850.93 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30327.78 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 383.56 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.71 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 51.37 # Average system read bandwidth in MiByte/s +system.physmem.avgMemAccLat 44698.13 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 382.91 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.68 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 51.36 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 3.02 # Data bus utilization in percentage -system.physmem.busUtilRead 3.00 # Data bus utilization in percentage for reads +system.physmem.busUtil 3.01 # Data bus utilization in percentage +system.physmem.busUtilRead 2.99 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 1.05 # Average write queue length when enqueuing -system.physmem.readRowHits 15213014 # Number of row buffer hits during reads -system.physmem.writeRowHits 93134 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.53 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 86.24 # Row buffer hit rate for writes -system.physmem.avgGap 158347.57 # Average gap between requests -system.physmem.pageHitRate 99.44 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.65 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 54973753 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16346163 # Transaction distribution -system.membus.trans_dist::ReadResp 16346166 # Transaction distribution +system.physmem.avgRdQLen 6.73 # Average read queue length when enqueuing +system.physmem.avgWrQLen 15.38 # Average write queue length when enqueuing +system.physmem.readRowHits 14274135 # Number of row buffer hits during reads +system.physmem.writeRowHits 91331 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.54 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.51 # Row buffer hit rate for writes +system.physmem.avgGap 158359.74 # Average gap between requests +system.physmem.pageHitRate 93.48 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.60 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 54969038 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16346130 # Transaction distribution +system.membus.trans_dist::ReadResp 16346133 # Transaction distribution system.membus.trans_dist::WriteReq 763365 # Transaction distribution system.membus.trans_dist::WriteResp 763365 # Transaction distribution -system.membus.trans_dist::Writeback 59162 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4696 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4696 # Transaction distribution -system.membus.trans_dist::ReadExReq 131412 # Transaction distribution -system.membus.trans_dist::ReadExResp 131412 # Transaction distribution +system.membus.trans_dist::Writeback 59154 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4693 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4694 # Transaction distribution +system.membus.trans_dist::ReadExReq 131434 # Transaction distribution +system.membus.trans_dist::ReadExResp 131434 # Transaction distribution system.membus.trans_dist::LoadLockedReq 3 # Transaction distribution system.membus.trans_dist::StoreCondReq 3 # Transaction distribution system.membus.trans_dist::StoreCondResp 3 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2383052 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2383060 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 2 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 3790 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1885968 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4272814 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1885926 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4272780 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34550446 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390470 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 34550412 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390486 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 64 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 7580 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 16699476 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 19097594 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 16698004 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 19096138 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 140208122 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 140208122 # Total data (bytes) +system.membus.tot_pkt_size::total 140206666 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 140206666 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1487391000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1487459000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3584500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3645000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17566049500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17565357500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4736056592 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4737629056 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 34187486731 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 37816335199 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 64408 # number of replacements -system.l2c.tags.tagsinuse 51449.796153 # Cycle average of tags in use -system.l2c.tags.total_refs 1905827 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 129798 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 14.683023 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 2540137710500 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 36969.006628 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 22.725284 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000371 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4879.693838 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 3326.753767 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 11.863300 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 3332.963946 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 2906.789020 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.564102 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000347 # Average percentage of cache occupancy +system.l2c.tags.replacements 64394 # number of replacements +system.l2c.tags.tagsinuse 51423.269942 # Cycle average of tags in use +system.l2c.tags.total_refs 1904392 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 129782 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 14.673776 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 2513283956500 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 36971.606132 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 22.825180 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000372 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4577.267389 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 3052.603978 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 7.951997 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 3614.635006 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 3176.379887 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.564142 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000348 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.074458 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.050762 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000181 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.050857 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.044354 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.785062 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 22 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 65368 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id +system.l2c.tags.occ_percent::cpu0.inst 0.069844 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.046579 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000121 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.055155 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.048468 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.784657 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 21 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65367 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1023::4 21 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id system.l2c.tags.age_task_id_blocks_1024::1 342 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 3071 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6835 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 55083 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.000336 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.997437 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 18939251 # Number of tag accesses -system.l2c.tags.data_accesses 18939251 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 33125 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 6695 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 507433 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 188763 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 31491 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 7375 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 463939 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 198427 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1437248 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 607832 # number of Writeback hits -system.l2c.Writeback_hits::total 607832 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 21 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 20 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 41 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 6 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 4 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 10 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 60764 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 52147 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 112911 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 33125 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 6695 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 507433 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 249527 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 31491 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 7375 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 463939 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 250574 # number of demand (read+write) hits -system.l2c.demand_hits::total 1550159 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 33125 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 6695 # number of overall hits -system.l2c.overall_hits::cpu0.inst 507433 # number of overall hits -system.l2c.overall_hits::cpu0.data 249527 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 31491 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 7375 # number of overall hits -system.l2c.overall_hits::cpu1.inst 463939 # number of overall hits -system.l2c.overall_hits::cpu1.data 250574 # number of overall hits -system.l2c.overall_hits::total 1550159 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 34 # number of ReadReq misses +system.l2c.tags.age_task_id_blocks_1024::2 3070 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 6838 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 55080 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000320 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.997421 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 18929537 # Number of tag accesses +system.l2c.tags.data_accesses 18929537 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 32378 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 6463 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 508619 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 187861 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 31368 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 7240 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 462078 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 199585 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1435592 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 608227 # number of Writeback hits +system.l2c.Writeback_hits::total 608227 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 20 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 19 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 39 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 5 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 6 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 11 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 60126 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 52843 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 112969 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 32378 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 6463 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 508619 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 247987 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 31368 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 7240 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 462078 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 252428 # number of demand (read+write) hits +system.l2c.demand_hits::total 1548561 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 32378 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 6463 # number of overall hits +system.l2c.overall_hits::cpu0.inst 508619 # number of overall hits +system.l2c.overall_hits::cpu0.data 247987 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 31368 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 7240 # number of overall hits +system.l2c.overall_hits::cpu1.inst 462078 # number of overall hits +system.l2c.overall_hits::cpu1.data 252428 # number of overall hits +system.l2c.overall_hits::total 1548561 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 32 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7770 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6307 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 13 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 4624 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4437 # number of ReadReq misses -system.l2c.ReadReq_misses::total 23187 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1611 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1300 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2911 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 73970 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 59227 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133197 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 34 # number of demand (read+write) misses +system.l2c.ReadReq_misses::cpu0.inst 7439 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6013 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 10 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 4938 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4716 # number of ReadReq misses +system.l2c.ReadReq_misses::total 23150 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1629 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1286 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2915 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 73716 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 59496 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133212 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 32 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7770 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 80277 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 13 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 4624 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 63664 # number of demand (read+write) misses -system.l2c.demand_misses::total 156384 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 34 # number of overall misses +system.l2c.demand_misses::cpu0.inst 7439 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 79729 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 10 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 4938 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 64212 # number of demand (read+write) misses +system.l2c.demand_misses::total 156362 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 32 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7770 # number of overall misses -system.l2c.overall_misses::cpu0.data 80277 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 13 # number of overall misses -system.l2c.overall_misses::cpu1.inst 4624 # number of overall misses -system.l2c.overall_misses::cpu1.data 63664 # number of overall misses -system.l2c.overall_misses::total 156384 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 2634500 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu0.inst 7439 # number of overall misses +system.l2c.overall_misses::cpu0.data 79729 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 10 # number of overall misses +system.l2c.overall_misses::cpu1.inst 4938 # number of overall misses +system.l2c.overall_misses::cpu1.data 64212 # number of overall misses +system.l2c.overall_misses::total 156362 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 2459000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 158000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 564954250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 469111750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1020750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 346930750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 344094500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1728904500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 163993 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 349985 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 513978 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 5540139123 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 4380452342 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9920591465 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 2634500 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 535184750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 452595249 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 747500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 359066750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 362580750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1712791999 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 209991 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 255489 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 465480 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 5481304360 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4400908112 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9882212472 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 2459000 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 158000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 564954250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 6009250873 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1020750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 346930750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4724546842 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 11649495965 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 2634500 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu0.inst 535184750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 5933899609 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 747500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 359066750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 4763488862 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 11595004471 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 2459000 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 158000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 564954250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 6009250873 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1020750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 346930750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4724546842 # number of overall miss cycles -system.l2c.overall_miss_latency::total 11649495965 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 33159 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 6697 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 515203 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 195070 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 31504 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 7375 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 468563 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 202864 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1460435 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 607832 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 607832 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1632 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1320 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2952 # number of UpgradeReq accesses(hits+misses) +system.l2c.overall_miss_latency::cpu0.inst 535184750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 5933899609 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 747500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 359066750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 4763488862 # number of overall miss cycles +system.l2c.overall_miss_latency::total 11595004471 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 32410 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 6465 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 516058 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 193874 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 31378 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 7240 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 467016 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 204301 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1458742 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 608227 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 608227 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1649 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1305 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2954 # number of UpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu0.data 6 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 4 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 10 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 134734 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 111374 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246108 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 33159 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 6697 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 515203 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 329804 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 31504 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 7375 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 468563 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 314238 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1706543 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 33159 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 6697 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 515203 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 329804 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 31504 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 7375 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 468563 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 314238 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1706543 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001025 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000299 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015081 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.032332 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000413 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.009868 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.021872 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.015877 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.987132 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.984848 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.986111 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.549008 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.531785 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.541214 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001025 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000299 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015081 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.243408 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000413 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.009868 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.202598 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.091638 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001025 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000299 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015081 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.243408 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000413 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.009868 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.202598 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.091638 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 77485.294118 # average ReadReq miss latency +system.l2c.SCUpgradeReq_accesses::cpu1.data 6 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 12 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 133842 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 112339 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246181 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 32410 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 6465 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 516058 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 327716 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 31378 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 7240 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 467016 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 316640 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1704923 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 32410 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 6465 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 516058 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 327716 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 31378 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 7240 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 467016 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 316640 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1704923 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000987 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000309 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014415 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.031015 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010574 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.023084 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.015870 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.987871 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.985441 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.986798 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.166667 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.083333 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.550769 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.529611 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.541114 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000987 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000309 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014415 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.243287 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010574 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.202792 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.091712 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000987 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000309 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014415 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.243287 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000319 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010574 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.202792 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.091712 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 76843.750000 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 79000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 72709.684685 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 74379.538608 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 78519.230769 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75028.276384 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 77551.160694 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 74563.526976 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 101.795779 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 269.219231 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 176.564067 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 74897.108598 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73960.395462 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 74480.592393 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 77485.294118 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 71943.103912 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 75269.457675 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 74750 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72715.016201 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 76883.110687 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 73986.695421 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 128.907919 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 198.669518 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 159.684391 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 74357.050844 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73969.814979 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 74184.101072 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 76843.750000 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 79000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 72709.684685 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 74856.445470 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 78519.230769 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 75028.276384 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 74210.650320 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 74492.889074 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 77485.294118 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 71943.103912 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 74425.862722 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 74750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 72715.016201 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 74183.779698 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 74154.874400 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 76843.750000 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 79000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 72709.684685 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 74856.445470 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 78519.230769 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 75028.276384 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 74210.650320 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 74492.889074 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 71943.103912 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 74425.862722 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 74750 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 72715.016201 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 74183.779698 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 74154.874400 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -892,158 +632,166 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 59162 # number of writebacks -system.l2c.writebacks::total 59162 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 43 # number of ReadReq MSHR hits +system.l2c.writebacks::writebacks 59154 # number of writebacks +system.l2c.writebacks::total 59154 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 9 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 40 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 21 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 79 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 8 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 43 # number of demand (read+write) MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 22 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 78 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 9 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 40 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 21 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 79 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 8 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 43 # number of overall MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 22 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 78 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 9 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 40 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 21 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 79 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 34 # number of ReadReq MSHR misses +system.l2c.overall_mshr_hits::cpu1.data 22 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 78 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 32 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 7762 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 6264 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 13 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 4617 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4416 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 23108 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1611 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1300 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2911 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 73970 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 59227 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 133197 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 34 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 7430 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 5973 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 10 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 4931 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 4694 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 23072 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1629 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1286 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2915 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 73716 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 59496 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 133212 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 32 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 7762 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 80234 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 13 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 4617 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 63643 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 156305 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 34 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 7430 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 79689 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 10 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 4931 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 64190 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 156284 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 32 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 7762 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 80234 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 13 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 4617 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 63643 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 156305 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2209500 # number of ReadReq MSHR miss cycles +system.l2c.overall_mshr_misses::cpu0.inst 7430 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 79689 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 10 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 4931 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 64190 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 156284 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2062500 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 133500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 466747500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 387626500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 860750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 288513000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 287574500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1433665250 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 16111611 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 13003299 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 29114910 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4617307377 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3642005658 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8259313035 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2209500 # number of demand (read+write) MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 441209000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 375003749 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 625000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 296681500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 302775000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1418490249 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 16291629 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 12864285 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 29155914 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4563686640 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3660844388 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8224531028 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2062500 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 133500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 466747500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 5004933877 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 860750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 288513000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 3929580158 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 9692978285 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2209500 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 441209000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 4938690389 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 625000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 296681500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 3963619388 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 9643021277 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2062500 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 133500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 466747500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 5004933877 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 860750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 288513000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 3929580158 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 9692978285 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 6162749 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83808220000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83134870250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 166949252999 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8942555713 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8433790000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 17376345713 # number of WriteReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 102500 # number of LoadLockedReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 102500 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 441209000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 4938690389 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 625000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 296681500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 3963619388 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 9643021277 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 6566249 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83827031250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83117321750 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 166950919249 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8951884751 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8422103999 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 17373988750 # number of WriteReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 116250 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 116250 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 60000 # number of StoreCondReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::total 60000 # number of StoreCondReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 6162749 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 92750775713 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91568660250 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 184325598712 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001025 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015066 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.032112 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000413 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009854 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.021768 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.015823 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.987132 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.984848 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.986111 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.549008 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.531785 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.541214 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001025 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015066 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.243278 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000413 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009854 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.202531 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.091592 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001025 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015066 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.243278 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000413 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009854 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.202531 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.091592 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 64985.294118 # average ReadReq mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 6566249 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 92778916001 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91539425749 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 184324907999 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000987 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000309 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.014398 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.030809 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010559 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.022976 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.015816 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.987871 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.985441 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.986798 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.166667 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.083333 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.550769 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.529611 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.541114 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000987 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000309 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014398 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.243165 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010559 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.202722 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.091666 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000987 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000309 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014398 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.243165 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000319 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010559 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.202722 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.091666 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 64453.125000 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 60132.375676 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 61881.625160 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 66211.538462 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 62489.278752 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65121.037138 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 62041.944348 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 59382.099596 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62783.149004 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60166.599067 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 64502.556455 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 61481.026742 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10002.537692 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.686706 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 62421.351588 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61492.320361 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 62008.251199 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 64985.294118 # average overall mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10003.332037 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10002.028816 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 61909.037929 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61530.932970 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 61740.166261 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 64453.125000 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 60132.375676 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 62379.214261 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 66211.538462 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 62489.278752 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61744.106312 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 62013.232366 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 64985.294118 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 59382.099596 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 61974.555949 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60166.599067 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61748.237856 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 61701.909837 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 64453.125000 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 66750 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 60132.375676 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 62379.214261 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 66211.538462 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 62489.278752 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61744.106312 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 62013.232366 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 59382.099596 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 61974.555949 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60166.599067 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61748.237856 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 61701.909837 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -1066,49 +814,49 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 58427801 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2677013 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2677015 # Transaction distribution +system.toL2Bus.throughput 58424320 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2676714 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2676716 # Transaction distribution system.toL2Bus.trans_dist::WriteReq 763365 # Transaction distribution system.toL2Bus.trans_dist::WriteResp 763365 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 607832 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 2952 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 10 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 2962 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 246108 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 246108 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 608227 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 2954 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 12 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 2966 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 246181 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 246181 # Transaction distribution system.toL2Bus.trans_dist::LoadLockedReq 3 # Transaction distribution system.toL2Bus.trans_dist::StoreCondReq 3 # Transaction distribution system.toL2Bus.trans_dist::StoreCondResp 3 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1968942 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5796822 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 37990 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 150646 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7954400 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 62968576 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 85534266 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 56288 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 258652 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 148817782 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 148817782 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 199736 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4962135725 # Layer occupancy (ticks) +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1967568 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5797861 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 37552 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 149979 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7952960 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 62924224 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 85579658 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 54820 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 255152 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 148813854 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 148813854 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 206020 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4963822946 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 4435783766 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 4432706696 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 4484209498 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 4484503287 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 23967895 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 23902881 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 86426354 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 86618127 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 48423111 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 16322165 # Transaction distribution -system.iobus.trans_dist::ReadResp 16322165 # Transaction distribution +system.iobus.throughput 48419467 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 16322169 # Transaction distribution +system.iobus.trans_dist::ReadResp 16322169 # Transaction distribution system.iobus.trans_dist::WriteReq 8177 # Transaction distribution system.iobus.trans_dist::WriteResp 8177 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7932 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7940 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 522 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1030 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) @@ -1130,12 +878,12 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2383052 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2383060 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 32660684 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 32660692 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15864 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15880 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1044 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2060 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) @@ -1157,14 +905,14 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2390470 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2390486 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 123500998 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 123500998 # Total data (bytes) +system.iobus.tot_pkt_size::total 123501014 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 123501014 # Total data (bytes) system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 3971000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 3975000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 522000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -1210,19 +958,19 @@ system.iobus.reqLayer23.occupancy 8000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374875000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 2374883000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 41493951269 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) -system.cpu0.branchPred.lookups 7524637 # Number of BP lookups -system.cpu0.branchPred.condPredicted 6008547 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 377377 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 4829480 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 3929632 # Number of BTB hits +system.iobus.respLayer1.occupancy 37825687801 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) +system.cpu0.branchPred.lookups 7508483 # Number of BP lookups +system.cpu0.branchPred.condPredicted 5992866 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 375676 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 4822577 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 3918936 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 81.367601 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 723615 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 39097 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 81.262279 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 722501 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 39246 # Number of incorrect RAS predictions. system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1246,25 +994,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 25732063 # DTB read hits -system.cpu0.dtb.read_misses 40060 # DTB read misses -system.cpu0.dtb.write_hits 6173955 # DTB write hits -system.cpu0.dtb.write_misses 10391 # DTB write misses +system.cpu0.dtb.read_hits 25709068 # DTB read hits +system.cpu0.dtb.read_misses 39624 # DTB read misses +system.cpu0.dtb.write_hits 6152335 # DTB write hits +system.cpu0.dtb.write_misses 10221 # DTB write misses system.cpu0.dtb.flush_tlb 514 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 769 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 5654 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 1384 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 265 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_tlb_mva_asid 760 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 5608 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1406 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 264 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 665 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 25772123 # DTB read accesses -system.cpu0.dtb.write_accesses 6184346 # DTB write accesses +system.cpu0.dtb.perms_faults 646 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 25748692 # DTB read accesses +system.cpu0.dtb.write_accesses 6162556 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 31906018 # DTB hits -system.cpu0.dtb.misses 50451 # DTB misses -system.cpu0.dtb.accesses 31956469 # DTB accesses +system.cpu0.dtb.hits 31861403 # DTB hits +system.cpu0.dtb.misses 49845 # DTB misses +system.cpu0.dtb.accesses 31911248 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1286,664 +1034,664 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 5897367 # ITB inst hits -system.cpu0.itb.inst_misses 7084 # ITB inst misses +system.cpu0.itb.inst_hits 5876098 # ITB inst hits +system.cpu0.itb.inst_misses 7014 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 514 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 769 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2660 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_tlb_mva_asid 760 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 2644 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1482 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1469 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 5904451 # ITB inst accesses -system.cpu0.itb.hits 5897367 # DTB hits -system.cpu0.itb.misses 7084 # DTB misses -system.cpu0.itb.accesses 5904451 # DTB accesses -system.cpu0.numCycles 242280954 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 5883112 # ITB inst accesses +system.cpu0.itb.hits 5876098 # DTB hits +system.cpu0.itb.misses 7014 # DTB misses +system.cpu0.itb.accesses 5883112 # DTB accesses +system.cpu0.numCycles 242192321 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 15560897 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 45618983 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 7524637 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 4653247 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 10311307 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 2438027 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 82681 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 50295736 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 1713 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingDrainCycles 2004 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu0.fetch.PendingTrapStallCycles 47904 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 1479659 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 328 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 5895435 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 368728 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 2960 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 79463748 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.723138 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.071375 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 15567613 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 45445847 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 7508483 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 4641437 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 10272972 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 2435180 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 81106 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 50250706 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 1544 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingDrainCycles 1986 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu0.fetch.PendingTrapStallCycles 48114 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 1489776 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 378 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 5874191 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 367063 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 2900 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 79394723 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.721041 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.068559 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 69159455 87.03% 87.03% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 678650 0.85% 87.89% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 874708 1.10% 88.99% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1176149 1.48% 90.47% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 1117399 1.41% 91.87% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 558232 0.70% 92.58% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 1283192 1.61% 94.19% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 380865 0.48% 94.67% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4235098 5.33% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 69128739 87.07% 87.07% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 676261 0.85% 87.92% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 870795 1.10% 89.02% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 1169302 1.47% 90.49% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 1115285 1.40% 91.90% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 553948 0.70% 92.59% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 1287197 1.62% 94.21% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 378519 0.48% 94.69% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4214677 5.31% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 79463748 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.031057 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.188290 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 16659746 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 51317609 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 9233971 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 657554 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1592691 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 1005769 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 91409 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 54704033 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 304298 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1592691 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 17554490 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 20340792 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 27693159 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 8932278 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 3348216 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 52126479 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 377 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 497478 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 2175969 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 155 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 53794326 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 241736924 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 220533984 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 5031 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 39400219 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 14394106 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 593139 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 541531 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 6973197 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 10037020 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 7000202 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1050357 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1288163 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 48430994 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1028168 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 62176930 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 89712 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 9957065 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 24599714 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 276838 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 79463748 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.782457 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.501316 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 79394723 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.031002 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.187644 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 16658432 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 51288095 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 9197431 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 656874 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1591763 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 1006093 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 91406 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 54494283 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 303520 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1591763 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 17551658 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 20345183 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 27653568 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 8896202 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3354292 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 51932303 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 196 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 500448 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 2179621 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 261 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 53595851 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 240832893 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 219678051 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 5082 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 39195467 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 14400384 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 591696 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 540219 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 6961736 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 10014185 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6974197 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1050889 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1353332 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 48232956 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1025841 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 61971057 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 88766 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 9957722 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 24611703 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 275811 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 79394723 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.780544 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.499047 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 56925517 71.64% 71.64% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 7350450 9.25% 80.89% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3522799 4.43% 85.32% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2913274 3.67% 88.99% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 6168473 7.76% 96.75% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1495817 1.88% 98.63% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 789992 0.99% 99.63% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 231277 0.29% 99.92% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 66149 0.08% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 56910995 71.68% 71.68% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 7345017 9.25% 80.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3503110 4.41% 85.34% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2918035 3.68% 89.02% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 6157997 7.76% 96.78% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1482939 1.87% 98.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 783446 0.99% 99.63% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 227116 0.29% 99.92% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 66068 0.08% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 79463748 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 79394723 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 30568 0.69% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 2 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.69% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 4194749 94.30% 94.98% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 223174 5.02% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 29670 0.67% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 1 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 4193006 94.32% 94.99% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 222912 5.01% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 15922 0.03% 0.03% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 29222200 47.00% 47.02% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 47810 0.08% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 7 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 5 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 1242 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 26409099 42.47% 89.58% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 6480639 10.42% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 15869 0.03% 0.03% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 29065604 46.90% 46.93% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 46869 0.08% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 10 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 7 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.00% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 1239 0.00% 47.01% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.01% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 10 0.00% 47.01% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.01% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 26385475 42.58% 89.58% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 6455974 10.42% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 62176930 # Type of FU issued -system.cpu0.iq.rate 0.256632 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 4448493 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.071546 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 208394864 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 59425365 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 43388237 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 11204 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 6101 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 5139 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 66603600 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 5901 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 313863 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 61971057 # Type of FU issued +system.cpu0.iq.rate 0.255875 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 4445589 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.071737 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 207909567 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 59225484 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 43186225 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 11292 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 6130 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 5133 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 66394829 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 5948 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 311727 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2132926 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3897 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 15826 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 851086 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2130667 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 3740 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 15655 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 850179 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 17067174 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 347980 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 17067257 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 348827 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1592691 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 15703960 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 239689 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 49567887 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 107700 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 10037020 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 7000202 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 730031 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 54998 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 4795 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 15826 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 184371 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 145167 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 329538 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 61108768 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 26079506 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 1068162 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1591763 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 15715155 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 239745 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 49373573 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 105603 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 10014185 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6974197 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 727713 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 55741 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 4727 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 15655 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 183161 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 144870 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 328031 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 60906320 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 26058550 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 1064737 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 108725 # number of nop insts executed -system.cpu0.iew.exec_refs 32501673 # number of memory reference insts executed -system.cpu0.iew.exec_branches 5985971 # Number of branches executed -system.cpu0.iew.exec_stores 6422167 # Number of stores executed -system.cpu0.iew.exec_rate 0.252223 # Inst execution rate -system.cpu0.iew.wb_sent 60615706 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 43393376 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 23422073 # num instructions producing a value -system.cpu0.iew.wb_consumers 43067972 # num instructions consuming a value +system.cpu0.iew.exec_nop 114776 # number of nop insts executed +system.cpu0.iew.exec_refs 32455686 # number of memory reference insts executed +system.cpu0.iew.exec_branches 5967734 # Number of branches executed +system.cpu0.iew.exec_stores 6397136 # Number of stores executed +system.cpu0.iew.exec_rate 0.251479 # Inst execution rate +system.cpu0.iew.wb_sent 60414213 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 43191358 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 23287316 # num instructions producing a value +system.cpu0.iew.wb_consumers 42834885 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.179104 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.543840 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.178335 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.543653 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 9785974 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 751330 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 287324 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 77871057 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.504327 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.472133 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 9785836 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 750030 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 285660 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 77802960 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.502286 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.465598 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 63445664 81.48% 81.48% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7408180 9.51% 90.99% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1965702 2.52% 93.51% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1101219 1.41% 94.93% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 850042 1.09% 96.02% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 579839 0.74% 96.76% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 741280 0.95% 97.72% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 350840 0.45% 98.17% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1428291 1.83% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 63388396 81.47% 81.47% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 7400911 9.51% 90.99% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 1988257 2.56% 93.54% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 1098992 1.41% 94.95% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 865715 1.11% 96.07% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 575312 0.74% 96.81% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 733525 0.94% 97.75% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 350428 0.45% 98.20% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1401424 1.80% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 77871057 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 30068673 # Number of instructions committed -system.cpu0.commit.committedOps 39272492 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 77802960 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 29900744 # Number of instructions committed +system.cpu0.commit.committedOps 39079359 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 14053210 # Number of memory references committed -system.cpu0.commit.loads 7904094 # Number of loads committed -system.cpu0.commit.membars 209520 # Number of memory barriers committed -system.cpu0.commit.branches 5180571 # Number of branches committed -system.cpu0.commit.fp_insts 5103 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 34976585 # Number of committed integer instructions. -system.cpu0.commit.function_calls 508087 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1428291 # number cycles where commit BW limit reached +system.cpu0.commit.refs 14007536 # Number of memory references committed +system.cpu0.commit.loads 7883518 # Number of loads committed +system.cpu0.commit.membars 209346 # Number of memory barriers committed +system.cpu0.commit.branches 5162239 # Number of branches committed +system.cpu0.commit.fp_insts 5086 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 34792812 # Number of committed integer instructions. +system.cpu0.commit.function_calls 507721 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1401424 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 124525442 # The number of ROB reads -system.cpu0.rob.rob_writes 99752707 # The number of ROB writes -system.cpu0.timesIdled 907289 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 162817206 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 2250738250 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 29995072 # Number of Instructions Simulated -system.cpu0.committedOps 39198891 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 29995072 # Number of Instructions Simulated -system.cpu0.cpi 8.077359 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 8.077359 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.123803 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.123803 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 277602258 # number of integer regfile reads -system.cpu0.int_regfile_writes 44085175 # number of integer regfile writes -system.cpu0.fp_regfile_reads 44877 # number of floating regfile reads -system.cpu0.fp_regfile_writes 42488 # number of floating regfile writes -system.cpu0.misc_regfile_reads 138395505 # number of misc regfile reads -system.cpu0.misc_regfile_writes 582325 # number of misc regfile writes -system.cpu0.icache.tags.replacements 984398 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.534546 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 10515921 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 984910 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 10.677037 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 7008829000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 316.868268 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 194.666278 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.618883 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.380208 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.999091 # Average percentage of cache occupancy +system.cpu0.rob.rob_reads 124291086 # The number of ROB reads +system.cpu0.rob.rob_writes 99365166 # The number of ROB writes +system.cpu0.timesIdled 908697 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 162797598 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 2248209209 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 29823122 # Number of Instructions Simulated +system.cpu0.committedOps 39001737 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 29823122 # Number of Instructions Simulated +system.cpu0.cpi 8.120958 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 8.120958 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.123138 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.123138 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 276680521 # number of integer regfile reads +system.cpu0.int_regfile_writes 43875243 # number of integer regfile writes +system.cpu0.fp_regfile_reads 44965 # number of floating regfile reads +system.cpu0.fp_regfile_writes 42348 # number of floating regfile writes +system.cpu0.misc_regfile_reads 137565982 # number of misc regfile reads +system.cpu0.misc_regfile_writes 581037 # number of misc regfile writes +system.cpu0.icache.tags.replacements 983714 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.569506 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 10510100 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 984226 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 10.678543 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 7060452000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 317.023627 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 194.545879 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.619187 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.379972 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.999159 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 133 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 218 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 161 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 143 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 206 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 163 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 12566693 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 12566693 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 5337223 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 5178698 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 10515921 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 5337223 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 5178698 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 10515921 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 5337223 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 5178698 # number of overall hits -system.cpu0.icache.overall_hits::total 10515921 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 558087 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 507747 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 1065834 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 558087 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 507747 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 1065834 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 558087 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 507747 # number of overall misses -system.cpu0.icache.overall_misses::total 1065834 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7713442509 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6842687514 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 14556130023 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 7713442509 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 6842687514 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 14556130023 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 7713442509 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 6842687514 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 14556130023 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 5895310 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 5686445 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 11581755 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 5895310 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 5686445 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 11581755 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 5895310 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 5686445 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 11581755 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.094666 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.089291 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.092027 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.094666 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.089291 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.092027 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.094666 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.089291 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.092027 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13821.218751 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13476.569067 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13657.032918 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13821.218751 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13476.569067 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13657.032918 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13821.218751 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13476.569067 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13657.032918 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 7516 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 12559701 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 12559701 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 5314791 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 5195309 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 10510100 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5314791 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 5195309 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 10510100 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5314791 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 5195309 # number of overall hits +system.cpu0.icache.overall_hits::total 10510100 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 559278 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 506065 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1065343 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 559278 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 506065 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1065343 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 559278 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 506065 # number of overall misses +system.cpu0.icache.overall_misses::total 1065343 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7693667190 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6830219775 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 14523886965 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 7693667190 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 6830219775 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 14523886965 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 7693667190 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 6830219775 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 14523886965 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 5874069 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 5701374 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 11575443 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 5874069 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 5701374 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 11575443 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 5874069 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 5701374 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 11575443 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.095211 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.088762 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.092035 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.095211 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.088762 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.092035 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.095211 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.088762 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.092035 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13756.427376 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13496.724284 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13633.061807 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13756.427376 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13496.724284 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13633.061807 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13756.427376 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13496.724284 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13633.061807 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 6850 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 400 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 406 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.790000 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 16.871921 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 42303 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 38592 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 80895 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 42303 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu1.inst 38592 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 80895 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 42303 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu1.inst 38592 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 80895 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 515784 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 469155 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 984939 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 515784 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 469155 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 984939 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 515784 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 469155 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 984939 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6271733613 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5566076348 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 11837809961 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6271733613 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5566076348 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 11837809961 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6271733613 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5566076348 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 11837809961 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 8638250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 8638250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 8638250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 8638250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.087491 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.082504 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.085042 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.087491 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.082504 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.085042 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.087491 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.082504 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.085042 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12159.612576 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11864.045674 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12018.825492 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12159.612576 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11864.045674 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12018.825492 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12159.612576 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11864.045674 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12018.825492 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 42606 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 38478 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 81084 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 42606 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu1.inst 38478 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 81084 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 42606 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu1.inst 38478 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 81084 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 516672 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 467587 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 984259 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 516672 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 467587 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 984259 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 516672 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 467587 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 984259 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6254333936 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5558733090 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 11813067026 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6254333936 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5558733090 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 11813067026 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6254333936 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5558733090 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 11813067026 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 9017250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 9017250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 9017250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 9017250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.087958 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.082013 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.085030 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.087958 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.082013 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.085030 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.087958 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.082013 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.085030 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12105.037502 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11888.125825 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12001.990356 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12105.037502 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11888.125825 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12001.990356 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12105.037502 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11888.125825 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12001.990356 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 643530 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.993287 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 21531295 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 644042 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 33.431508 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 43200250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 257.568714 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 254.424573 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.503064 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.496923 # Average percentage of cache occupancy +system.cpu0.dcache.tags.replacements 643844 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.993221 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 21529454 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 644356 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 33.412359 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 43687250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 256.274589 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 255.718633 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.500536 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.499450 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.999987 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::0 190 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 19 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 304 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 101651746 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 101651746 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 7028815 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 6747590 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13776405 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3755876 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 3505333 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 7261209 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116971 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 125973 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 242944 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 119744 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 127881 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247625 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10784691 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 10252923 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 21037614 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10784691 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 10252923 # number of overall hits -system.cpu0.dcache.overall_hits::total 21037614 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 339393 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 409028 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 748421 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1648570 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 1313214 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 2961784 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 7529 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5999 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13528 # number of LoadLockedReq misses +system.cpu0.dcache.tags.tag_accesses 101648096 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 101648096 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 7014056 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6760706 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13774762 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3747600 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 3513292 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 7260892 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116614 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 126440 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 243054 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 119391 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 128245 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247636 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10761656 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 10273998 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 21035654 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10761656 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 10273998 # number of overall hits +system.cpu0.dcache.overall_hits::total 21035654 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 333491 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 414863 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 748354 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1635288 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 1327358 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 2962646 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 7514 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6065 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13579 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu0.data 6 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu1.data 4 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 10 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1987963 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 1722242 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3710205 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1987963 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 1722242 # number of overall misses -system.cpu0.dcache.overall_misses::total 3710205 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5452544877 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 5973510192 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11426055069 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 85021863209 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 64469772613 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 149491635822 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 108104498 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 79946495 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 188050993 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 78000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 52000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 130000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 90474408086 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 70443282805 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 160917690891 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 90474408086 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 70443282805 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 160917690891 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7368208 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 7156618 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 14524826 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5404446 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 4818547 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10222993 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 124500 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 131972 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 256472 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 119750 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 127885 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247635 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12772654 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 11975165 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24747819 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12772654 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 11975165 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24747819 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.046062 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.057154 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.051527 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.305040 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.272533 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.289718 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.060474 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.045457 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052746 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_misses::cpu1.data 6 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 12 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1968779 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 1742221 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3711000 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1968779 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 1742221 # number of overall misses +system.cpu0.dcache.overall_misses::total 3711000 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5348440293 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 6102853229 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11451293522 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 83999211786 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 64837852526 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 148837064312 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 107360498 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 81153996 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 188514494 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 90501 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 78000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 168501 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 89347652079 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 70940705755 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 160288357834 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 89347652079 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 70940705755 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 160288357834 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7347547 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 7175569 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 14523116 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5382888 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 4840650 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10223538 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 124128 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 132505 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 256633 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 119397 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 128251 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247648 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12730435 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 12016219 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24746654 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12730435 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 12016219 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24746654 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.045388 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.057816 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.051528 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.303794 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.274211 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.289787 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.060534 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.045772 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052912 # miss rate for LoadLockedReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000050 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000031 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000040 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.155642 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.143818 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.149920 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.155642 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.143818 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.149920 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16065.578480 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14604.159598 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 15266.881968 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51573.098630 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 49093.120095 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 50473.510500 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14358.413866 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13326.636939 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13900.871747 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000047 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000048 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.154651 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.144989 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.149960 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.154651 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.144989 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.149960 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16037.735030 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14710.526677 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15301.974095 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51366.616636 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 48847.298563 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 50237.883403 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14288.062018 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13380.708326 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13882.796524 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15083.500000 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45511.112675 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 40902.081592 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 43371.644125 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45511.112675 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 40902.081592 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 43371.644125 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 36158 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 27990 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 3441 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 289 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.507992 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 96.851211 # average number of cycles each access was blocked +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14041.750000 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45382.265901 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 40718.545899 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 43192.766864 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45382.265901 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 40718.545899 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 43192.766864 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 37128 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 22269 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 3473 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 273 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.690469 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 81.571429 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 607832 # number of writebacks -system.cpu0.dcache.writebacks::total 607832 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 151038 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 211492 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 362530 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1512262 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1200569 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 2712831 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 756 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 622 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1378 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1663300 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu1.data 1412061 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 3075361 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1663300 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu1.data 1412061 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 3075361 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188355 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 197536 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 385891 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 136308 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 112645 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 248953 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6773 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5377 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12150 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 608227 # number of writebacks +system.cpu0.dcache.writebacks::total 608227 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 146313 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 215949 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 362262 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1499850 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1213774 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 2713624 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 765 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 618 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1383 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1646163 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 1429723 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 3075886 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1646163 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 1429723 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 3075886 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 187178 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 198914 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 386092 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 135438 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 113584 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 249022 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6749 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5447 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12196 # number of LoadLockedReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 6 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 4 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 10 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 324663 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 310181 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 634844 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 324663 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 310181 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 634844 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2624519460 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2624606109 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5249125569 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6430877605 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5124459707 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11555337312 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 85490752 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 61868005 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 147358757 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 66000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 44000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 110000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9055397065 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7749065816 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 16804462881 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 9055397065 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7749065816 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 16804462881 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91527132501 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90809770250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182336902751 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13691854278 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13083150967 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26775005245 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 141500 # number of LoadLockedReq MSHR uncacheable cycles -system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 141500 # number of LoadLockedReq MSHR uncacheable cycles +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 6 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 12 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 322616 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 312498 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 635114 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 322616 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 312498 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 635114 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2596085748 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2657791594 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5253877342 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6365986816 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5155346718 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11521333534 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 84972752 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 62985504 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 147958256 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 78499 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 66000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 144499 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 8962072564 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7813138312 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 16775210876 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 8962072564 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7813138312 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 16775210876 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91546998750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90791256750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182338255500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13710487847 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13068639684 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26779127531 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 155750 # number of LoadLockedReq MSHR uncacheable cycles +system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 155750 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 96000 # number of StoreCondReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 96000 # number of StoreCondReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 105218986779 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 103892921217 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 209111907996 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.025563 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.027602 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026568 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.025221 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.023377 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024352 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.054402 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.040743 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047374 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 105257486597 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 103859896434 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 209117383031 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.025475 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.027721 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026585 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.025161 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.023465 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024358 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.054371 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.041108 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047523 # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000050 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000031 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000040 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.025419 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025902 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.025653 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.025419 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025902 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.025653 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13933.898543 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13286.722972 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13602.612056 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47179.018143 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45492.118665 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46415.738360 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12622.287317 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11506.045192 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12128.292757 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000047 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000048 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.025342 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.026006 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.025665 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.025342 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.026006 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.025665 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13869.609399 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13361.510975 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13607.837878 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47002.959406 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45387.965893 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46266.328011 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12590.421099 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11563.338351 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12131.703509 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13083.166667 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 27891.681728 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 24982.400005 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26470.223994 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 27891.681728 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24982.400005 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26470.223994 # average overall mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12041.583333 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 27779.380328 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 25002.202612 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26412.913077 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 27779.380328 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 25002.202612 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26412.913077 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1958,15 +1706,15 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 7303181 # Number of BP lookups -system.cpu1.branchPred.condPredicted 5881126 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 346154 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 4653929 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 3750959 # Number of BTB hits +system.cpu1.branchPred.lookups 7323132 # Number of BP lookups +system.cpu1.branchPred.condPredicted 5902490 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 346200 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 4511574 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 3765481 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 80.597684 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 679679 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 34597 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 83.462690 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 676459 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 34463 # Number of incorrect RAS predictions. system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1990,25 +1738,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 25488049 # DTB read hits -system.cpu1.dtb.read_misses 36227 # DTB read misses -system.cpu1.dtb.write_hits 5538132 # DTB write hits -system.cpu1.dtb.write_misses 8320 # DTB write misses -system.cpu1.dtb.flush_tlb 512 # Number of times complete TLB was flushed +system.cpu1.dtb.read_hits 25506602 # DTB read hits +system.cpu1.dtb.read_misses 36488 # DTB read misses +system.cpu1.dtb.write_hits 5558527 # DTB write hits +system.cpu1.dtb.write_misses 8439 # DTB write misses +system.cpu1.dtb.flush_tlb 510 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 670 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 5495 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 1338 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 228 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_tlb_mva_asid 679 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 5463 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 2276 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 232 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 677 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 25524276 # DTB read accesses -system.cpu1.dtb.write_accesses 5546452 # DTB write accesses +system.cpu1.dtb.perms_faults 679 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 25543090 # DTB read accesses +system.cpu1.dtb.write_accesses 5566966 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 31026181 # DTB hits -system.cpu1.dtb.misses 44547 # DTB misses -system.cpu1.dtb.accesses 31070728 # DTB accesses +system.cpu1.dtb.hits 31065129 # DTB hits +system.cpu1.dtb.misses 44927 # DTB misses +system.cpu1.dtb.accesses 31110056 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -2030,294 +1778,294 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 5688452 # ITB inst hits -system.cpu1.itb.inst_misses 7006 # ITB inst misses +system.cpu1.itb.inst_hits 5703436 # ITB inst hits +system.cpu1.itb.inst_misses 7020 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses -system.cpu1.itb.flush_tlb 512 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb 510 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 670 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 2704 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_tlb_mva_asid 679 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 2688 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1448 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1487 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 5695458 # ITB inst accesses -system.cpu1.itb.hits 5688452 # DTB hits -system.cpu1.itb.misses 7006 # DTB misses -system.cpu1.itb.accesses 5695458 # DTB accesses -system.cpu1.numCycles 236990378 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 5710456 # ITB inst accesses +system.cpu1.itb.hits 5703436 # DTB hits +system.cpu1.itb.misses 7020 # DTB misses +system.cpu1.itb.accesses 5710456 # DTB accesses +system.cpu1.numCycles 237056909 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 14445279 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 45031495 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 7303181 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 4430638 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 9912685 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 2288075 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 85272 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 49385810 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 1038 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingDrainCycles 1883 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu1.fetch.PendingTrapStallCycles 43903 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 1235955 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 192 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 5686448 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 352687 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 3068 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 76688585 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.724367 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.076407 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 14419718 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 45234990 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 7323132 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 4441940 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 9947853 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 2287798 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 84999 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 49482147 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 1272 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingDrainCycles 1896 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu1.fetch.PendingTrapStallCycles 44871 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 1235484 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 189 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 5701379 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 352457 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 3064 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 76794959 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.726229 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.078871 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 66784675 87.09% 87.09% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 633491 0.83% 87.91% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 843387 1.10% 89.01% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1127901 1.47% 90.48% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 993338 1.30% 91.78% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 549443 0.72% 92.49% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1277588 1.67% 94.16% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 369483 0.48% 94.64% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 4109279 5.36% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 66855647 87.06% 87.06% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 632615 0.82% 87.88% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 843009 1.10% 88.98% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1133482 1.48% 90.45% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1002056 1.30% 91.76% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 554704 0.72% 92.48% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1272745 1.66% 94.14% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 372184 0.48% 94.62% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 4128517 5.38% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 76688585 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.030816 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.190014 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 15549027 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 50133952 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 8864377 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 645129 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 1493916 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 964413 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 85194 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 52934695 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 283965 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 1493916 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 16391230 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 19303163 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 27652687 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 8622958 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 3222506 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 50466149 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 174 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 593171 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 1994496 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 690 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 52886950 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 233487672 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 213429055 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 5328 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 39332432 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 13554518 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 579559 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 536966 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 6477487 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 9753455 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 6333018 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 895982 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1122035 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 46958561 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 957421 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 60864798 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 86364 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 9232524 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 23424717 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 226140 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 76688585 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.793662 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.504660 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 76794959 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.030892 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.190819 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 15530724 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 50222847 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 8895356 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 650267 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 1493551 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 963840 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 85500 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 53154493 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 286161 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 1493551 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 16374919 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 19306160 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 27715779 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 8656578 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 3245827 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 50687701 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 339 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 605911 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 2002092 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 648 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 53113804 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 234485879 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 214384735 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 5365 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 39540919 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 13572884 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 579809 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 536931 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 6499660 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 9772559 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 6360216 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 888468 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1099515 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 47171321 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 962588 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 61070577 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 91971 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 9248404 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 23463374 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 229936 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 76794959 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.795242 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.505673 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 54509370 71.08% 71.08% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 7300848 9.52% 80.60% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 3460717 4.51% 85.11% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 2863086 3.73% 88.85% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 6124123 7.99% 96.83% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1373475 1.79% 98.62% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 772006 1.01% 99.63% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 222325 0.29% 99.92% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 62635 0.08% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 54534134 71.01% 71.01% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 7328500 9.54% 80.56% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 3483988 4.54% 85.09% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 2874889 3.74% 88.84% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 6131286 7.98% 96.82% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1377966 1.79% 98.61% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 776904 1.01% 99.63% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 225300 0.29% 99.92% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 61992 0.08% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 76688585 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 76794959 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 28981 0.66% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 4 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 4176523 94.96% 95.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 192832 4.38% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 29712 0.67% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 3 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.67% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 4180230 94.88% 95.56% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 195658 4.44% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 12596 0.02% 0.02% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 28808168 47.33% 47.35% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 45770 0.08% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 12 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 9 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 867 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 9 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.43% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 26145062 42.96% 90.38% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 5852305 9.62% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 12649 0.02% 0.02% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 28971083 47.44% 47.46% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 46630 0.08% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 12 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 7 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 875 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.54% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 26162080 42.84% 90.38% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 5877234 9.62% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 60864798 # Type of FU issued -system.cpu1.iq.rate 0.256824 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 4398340 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.072264 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 202935847 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 57156855 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 42177968 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 11410 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 6319 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 5146 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 65244557 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 5985 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 312441 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 61070577 # Type of FU issued +system.cpu1.iq.rate 0.257620 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 4405603 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.072140 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 203466895 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 57390461 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 42382296 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 11528 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 6422 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 5160 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 65457468 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 6063 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 311906 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2001655 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 2943 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 15220 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 749307 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 1999074 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3048 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 15122 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 750838 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 17042804 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 332523 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 17042744 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 332080 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 1493916 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 14868856 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 223350 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 48029034 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 96518 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 9753455 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 6333018 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 681732 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 49156 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 5134 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 15220 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 168778 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 134493 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 303271 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 59837987 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 25827716 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1026811 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 1493551 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 14864582 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 222698 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 48241525 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 96453 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 9772559 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 6360216 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 687199 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 48610 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 4313 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 15122 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 168053 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 134565 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 302618 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 60042253 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 25845364 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1028324 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 113052 # number of nop insts executed -system.cpu1.iew.exec_refs 31629861 # number of memory reference insts executed -system.cpu1.iew.exec_branches 5852394 # Number of branches executed -system.cpu1.iew.exec_stores 5802145 # Number of stores executed -system.cpu1.iew.exec_rate 0.252491 # Inst execution rate -system.cpu1.iew.wb_sent 59370669 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 42183114 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 23501476 # num instructions producing a value -system.cpu1.iew.wb_consumers 42733790 # num instructions consuming a value +system.cpu1.iew.exec_nop 107616 # number of nop insts executed +system.cpu1.iew.exec_refs 31671376 # number of memory reference insts executed +system.cpu1.iew.exec_branches 5872062 # Number of branches executed +system.cpu1.iew.exec_stores 5826012 # Number of stores executed +system.cpu1.iew.exec_rate 0.253282 # Inst execution rate +system.cpu1.iew.wb_sent 59578158 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 42387456 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 23643387 # num instructions producing a value +system.cpu1.iew.wb_consumers 43005248 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.177995 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.549951 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.178807 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.549779 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 9169088 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 731281 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 262316 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 75194669 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.511793 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.483255 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 9166908 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 732652 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 262014 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 75301408 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.513681 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.486972 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 60941986 81.05% 81.05% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 7448338 9.91% 90.95% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 1921902 2.56% 93.51% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1064941 1.42% 94.92% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 820613 1.09% 96.01% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 497482 0.66% 96.68% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 699016 0.93% 97.61% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 369953 0.49% 98.10% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1430438 1.90% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 60995111 81.00% 81.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 7470337 9.92% 90.92% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 1928698 2.56% 93.48% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1074141 1.43% 94.91% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 820415 1.09% 96.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 494186 0.66% 96.66% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 699344 0.93% 97.58% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 371316 0.49% 98.08% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1447860 1.92% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 75194669 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 30395180 # Number of instructions committed -system.cpu1.commit.committedOps 38484098 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 75301408 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 30565527 # Number of instructions committed +system.cpu1.commit.committedOps 38680902 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 13335511 # Number of memory references committed -system.cpu1.commit.loads 7751800 # Number of loads committed -system.cpu1.commit.membars 194141 # Number of memory barriers committed -system.cpu1.commit.branches 5126394 # Number of branches committed -system.cpu1.commit.fp_insts 5109 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 34219487 # Number of committed integer instructions. -system.cpu1.commit.function_calls 483277 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1430438 # number cycles where commit BW limit reached +system.cpu1.commit.refs 13382863 # Number of memory references committed +system.cpu1.commit.loads 7773485 # Number of loads committed +system.cpu1.commit.membars 194338 # Number of memory barriers committed +system.cpu1.commit.branches 5145142 # Number of branches committed +system.cpu1.commit.fp_insts 5126 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 34406663 # Number of committed integer instructions. +system.cpu1.commit.function_calls 483721 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1447860 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 120543738 # The number of ROB reads -system.cpu1.rob.rob_writes 96843723 # The number of ROB writes -system.cpu1.timesIdled 866392 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 160301793 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 2319061347 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 30318400 # Number of Instructions Simulated -system.cpu1.committedOps 38407318 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 30318400 # Number of Instructions Simulated -system.cpu1.cpi 7.816718 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 7.816718 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.127931 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.127931 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 271568545 # number of integer regfile reads -system.cpu1.int_regfile_writes 43555908 # number of integer regfile writes -system.cpu1.fp_regfile_reads 45194 # number of floating regfile reads -system.cpu1.fp_regfile_writes 42320 # number of floating regfile writes -system.cpu1.misc_regfile_reads 132647791 # number of misc regfile reads -system.cpu1.misc_regfile_writes 591619 # number of misc regfile writes +system.cpu1.rob.rob_reads 120827478 # The number of ROB reads +system.cpu1.rob.rob_writes 97232532 # The number of ROB writes +system.cpu1.timesIdled 865086 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 160261950 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 2316983227 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 30492768 # Number of Instructions Simulated +system.cpu1.committedOps 38608143 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 30492768 # Number of Instructions Simulated +system.cpu1.cpi 7.774201 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 7.774201 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.128631 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.128631 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 272500909 # number of integer regfile reads +system.cpu1.int_regfile_writes 43779735 # number of integer regfile writes +system.cpu1.fp_regfile_reads 45015 # number of floating regfile reads +system.cpu1.fp_regfile_writes 42294 # number of floating regfile writes +system.cpu1.misc_regfile_reads 133085319 # number of misc regfile reads +system.cpu1.misc_regfile_writes 592959 # number of misc regfile writes system.iocache.tags.replacements 0 # number of replacements system.iocache.tags.tagsinuse 0 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. @@ -2334,17 +2082,17 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1518507680269 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1518507680269 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1518507680269 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1518507680269 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1736889440801 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1736889440801 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1736889440801 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1736889440801 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 83057 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 83061 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt index 31d2c1779..094868576 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt @@ -1,147 +1,147 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.629750 # Number of seconds simulated -sim_ticks 2629749511500 # Number of ticks simulated -final_tick 2629749511500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.629695 # Number of seconds simulated +sim_ticks 2629694709500 # Number of ticks simulated +final_tick 2629694709500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 406352 # Simulator instruction rate (inst/s) -host_op_rate 517075 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 17746353667 # Simulator tick rate (ticks/s) -host_mem_usage 422316 # Number of bytes of host memory used -host_seconds 148.19 # Real time elapsed on the host -sim_insts 60215342 # Number of instructions simulated -sim_ops 76622873 # Number of ops (including micro ops) simulated +host_inst_rate 422902 # Simulator instruction rate (inst/s) +host_op_rate 538135 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 18468797106 # Simulator tick rate (ticks/s) +host_mem_usage 466428 # Number of bytes of host memory used +host_seconds 142.39 # Real time elapsed on the host +sim_insts 60215255 # Number of instructions simulated +sim_ops 76622777 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::realview.clcd 124256256 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 298760 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4637400 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 291720 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4684888 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 405700 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4423316 # Number of bytes read from this memory -system.physmem.bytes_read::total 134021624 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 298760 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 405700 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 704460 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3690048 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1524460 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1491820 # Number of bytes written to this memory -system.physmem.bytes_written::total 6706328 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 412356 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4375828 # Number of bytes read from this memory +system.physmem.bytes_read::total 134021240 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 291720 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 412356 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 704076 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3689664 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1522876 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1493404 # Number of bytes written to this memory +system.physmem.bytes_written::total 6705944 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15532032 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 10880 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 72495 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 10770 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 73237 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6355 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 69149 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15690914 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 57657 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 381115 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 372955 # Number of write requests responded to by this memory -system.physmem.num_writes::total 811727 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47250225 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu1.inst 6459 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 68407 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15690908 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 57651 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 380719 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 373351 # Number of write requests responded to by this memory +system.physmem.num_writes::total 811721 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47251210 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 113608 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1763438 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 110933 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1781533 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 24 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 154273 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1682029 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50963646 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 113608 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 154273 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 267881 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1403194 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 579698 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 567286 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2550177 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1403194 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47250225 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 156808 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1664006 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 50964562 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 110933 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 156808 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 267741 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1403077 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 579108 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 567900 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2550085 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1403077 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47251210 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 113608 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2343136 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 110933 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2360641 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 24 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 154273 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2249315 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53513824 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15690914 # Number of read requests accepted -system.physmem.writeReqs 811727 # Number of write requests accepted -system.physmem.readBursts 15690914 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 811727 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 1004216640 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 1856 # Total number of bytes read from write queue -system.physmem.bytesWritten 6837504 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 134021624 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6706328 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 29 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 704891 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4516 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 980392 # Per bank write bursts +system.physmem.bw_total::cpu1.inst 156808 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2231906 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53514647 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15690908 # Number of read requests accepted +system.physmem.writeReqs 811721 # Number of write requests accepted +system.physmem.readBursts 15690908 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 811721 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 1004216192 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 1920 # Total number of bytes read from write queue +system.physmem.bytesWritten 6737024 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 134021240 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6705944 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 30 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706455 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4517 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 980391 # Per bank write bursts system.physmem.perBankRdBursts::1 980206 # Per bank write bursts -system.physmem.perBankRdBursts::2 980222 # Per bank write bursts +system.physmem.perBankRdBursts::2 980218 # Per bank write bursts system.physmem.perBankRdBursts::3 980431 # Per bank write bursts system.physmem.perBankRdBursts::4 986950 # Per bank write bursts system.physmem.perBankRdBursts::5 980708 # Per bank write bursts system.physmem.perBankRdBursts::6 980610 # Per bank write bursts -system.physmem.perBankRdBursts::7 980424 # Per bank write bursts +system.physmem.perBankRdBursts::7 980421 # Per bank write bursts system.physmem.perBankRdBursts::8 980615 # Per bank write bursts system.physmem.perBankRdBursts::9 980431 # Per bank write bursts system.physmem.perBankRdBursts::10 979815 # Per bank write bursts system.physmem.perBankRdBursts::11 979558 # Per bank write bursts -system.physmem.perBankRdBursts::12 980153 # Per bank write bursts +system.physmem.perBankRdBursts::12 980154 # Per bank write bursts system.physmem.perBankRdBursts::13 980093 # Per bank write bursts system.physmem.perBankRdBursts::14 980167 # Per bank write bursts system.physmem.perBankRdBursts::15 980110 # Per bank write bursts -system.physmem.perBankWrBursts::0 6736 # Per bank write bursts -system.physmem.perBankWrBursts::1 6598 # Per bank write bursts -system.physmem.perBankWrBursts::2 6606 # Per bank write bursts -system.physmem.perBankWrBursts::3 6671 # Per bank write bursts -system.physmem.perBankWrBursts::4 6749 # Per bank write bursts -system.physmem.perBankWrBursts::5 7050 # Per bank write bursts -system.physmem.perBankWrBursts::6 7030 # Per bank write bursts -system.physmem.perBankWrBursts::7 6882 # Per bank write bursts -system.physmem.perBankWrBursts::8 6998 # Per bank write bursts -system.physmem.perBankWrBursts::9 6828 # Per bank write bursts -system.physmem.perBankWrBursts::10 6323 # Per bank write bursts -system.physmem.perBankWrBursts::11 6124 # Per bank write bursts -system.physmem.perBankWrBursts::12 6612 # Per bank write bursts -system.physmem.perBankWrBursts::13 6392 # Per bank write bursts -system.physmem.perBankWrBursts::14 6620 # Per bank write bursts -system.physmem.perBankWrBursts::15 6617 # Per bank write bursts +system.physmem.perBankWrBursts::0 6645 # Per bank write bursts +system.physmem.perBankWrBursts::1 6506 # Per bank write bursts +system.physmem.perBankWrBursts::2 6513 # Per bank write bursts +system.physmem.perBankWrBursts::3 6561 # Per bank write bursts +system.physmem.perBankWrBursts::4 6643 # Per bank write bursts +system.physmem.perBankWrBursts::5 6949 # Per bank write bursts +system.physmem.perBankWrBursts::6 6933 # Per bank write bursts +system.physmem.perBankWrBursts::7 6786 # Per bank write bursts +system.physmem.perBankWrBursts::8 6904 # Per bank write bursts +system.physmem.perBankWrBursts::9 6725 # Per bank write bursts +system.physmem.perBankWrBursts::10 6221 # Per bank write bursts +system.physmem.perBankWrBursts::11 6029 # Per bank write bursts +system.physmem.perBankWrBursts::12 6513 # Per bank write bursts +system.physmem.perBankWrBursts::13 6297 # Per bank write bursts +system.physmem.perBankWrBursts::14 6516 # Per bank write bursts +system.physmem.perBankWrBursts::15 6525 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2629745080000 # Total gap between requests +system.physmem.totGap 2629690290000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 6718 # Read request sizes (log2) system.physmem.readPktSize::3 15532032 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 152164 # Read request sizes (log2) +system.physmem.readPktSize::6 152158 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 754070 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 57657 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1279103 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1122938 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1123139 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3790711 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2702315 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2701600 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2718927 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 52097 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 57127 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 20508 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 20484 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 20457 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20388 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 20359 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 20349 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 20334 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 49 # What read queue length does an incoming req see +system.physmem.writePktSize::6 57651 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1128915 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 971082 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 971066 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 973046 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 971647 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 972454 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2865167 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2865325 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3808659 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 25323 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 23577 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 23920 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 23318 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 22983 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 22230 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 22150 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 16 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -157,372 +157,172 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 5035 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 5010 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4972 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4958 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4943 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4934 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4919 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4897 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4876 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4859 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4845 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4830 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4818 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4787 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4764 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4748 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4733 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4718 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4704 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4690 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 90358 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 11189.419509 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 1031.170467 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 16748.902235 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-71 23468 25.97% 25.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-135 14751 16.33% 42.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-199 2914 3.22% 45.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-263 2094 2.32% 47.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-327 1353 1.50% 49.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-391 1190 1.32% 50.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-455 937 1.04% 51.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-519 1064 1.18% 52.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-583 629 0.70% 53.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-647 518 0.57% 54.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-711 534 0.59% 54.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-775 581 0.64% 55.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-839 314 0.35% 55.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-903 296 0.33% 56.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-967 233 0.26% 56.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1031 596 0.66% 56.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1095 187 0.21% 57.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1159 143 0.16% 57.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1223 114 0.13% 57.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1287 279 0.31% 57.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1351 129 0.14% 57.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1415 2228 2.47% 60.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1479 121 0.13% 60.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1543 211 0.23% 60.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1607 45 0.05% 60.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1671 43 0.05% 60.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1735 36 0.04% 60.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1799 110 0.12% 61.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1863 48 0.05% 61.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1927 23 0.03% 61.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1991 25 0.03% 61.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2055 356 0.39% 61.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2119 15 0.02% 61.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2183 22 0.02% 61.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2247 30 0.03% 61.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2311 81 0.09% 61.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2375 12 0.01% 61.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2439 26 0.03% 61.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2503 20 0.02% 61.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2567 86 0.10% 61.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2631 19 0.02% 61.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2695 10 0.01% 61.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2759 26 0.03% 61.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2823 61 0.07% 61.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2887 6 0.01% 61.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2951 22 0.02% 61.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3015 13 0.01% 62.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3079 332 0.37% 62.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3143 20 0.02% 62.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3207 10 0.01% 62.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3271 9 0.01% 62.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3335 157 0.17% 62.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3399 5 0.01% 62.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3463 12 0.01% 62.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3527 18 0.02% 62.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3591 140 0.15% 62.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3655 11 0.01% 62.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3719 18 0.02% 62.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3783 30 0.03% 62.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3847 133 0.15% 62.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3911 19 0.02% 63.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3975 8 0.01% 63.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4039 8 0.01% 63.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4103 364 0.40% 63.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4167 3 0.00% 63.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4231 3 0.00% 63.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4295 18 0.02% 63.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4359 73 0.08% 63.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4423 2 0.00% 63.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4487 14 0.02% 63.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4551 3 0.00% 63.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4615 77 0.09% 63.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4679 17 0.02% 63.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4743 5 0.01% 63.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4807 3 0.00% 63.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4871 26 0.03% 63.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4935 5 0.01% 63.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4999 8 0.01% 63.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5063 15 0.02% 63.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5127 270 0.30% 64.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5191 5 0.01% 64.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5255 15 0.02% 64.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5319 3 0.00% 64.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5383 73 0.08% 64.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5447 165 0.18% 64.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5511 59 0.07% 64.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5575 1 0.00% 64.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5639 245 0.27% 64.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5703 1 0.00% 64.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5895 129 0.14% 64.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5959 1 0.00% 64.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6151 396 0.44% 65.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6407 186 0.21% 65.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6535 2 0.00% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6599 1 0.00% 65.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6663 68 0.08% 65.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6791 1 0.00% 65.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6919 2 0.00% 65.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7175 266 0.29% 65.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7431 68 0.08% 65.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7687 129 0.14% 66.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7943 66 0.07% 66.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8199 514 0.57% 66.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8455 66 0.07% 66.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8711 130 0.14% 66.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8967 68 0.08% 66.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9223 264 0.29% 67.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9479 2 0.00% 67.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9735 69 0.08% 67.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9991 190 0.21% 67.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10055 1 0.00% 67.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10247 395 0.44% 67.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10503 130 0.14% 68.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10759 245 0.27% 68.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11015 65 0.07% 68.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11271 270 0.30% 68.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11527 6 0.01% 68.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11584-11591 1 0.00% 68.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11783 73 0.08% 68.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11840-11847 1 0.00% 68.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12039 68 0.08% 68.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12295 342 0.38% 69.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12480-12487 2 0.00% 69.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12551 127 0.14% 69.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12679 1 0.00% 69.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12807 128 0.14% 69.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13063 133 0.15% 69.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13319 321 0.36% 70.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13575 57 0.06% 70.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13831 77 0.09% 70.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14087 70 0.08% 70.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14343 324 0.36% 70.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14407 1 0.00% 70.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14599 72 0.08% 70.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14855 127 0.14% 70.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15111 141 0.16% 71.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15367 387 0.43% 71.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15623 73 0.08% 71.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15879 1 0.00% 71.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16135 65 0.07% 71.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16391 651 0.72% 72.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16647 66 0.07% 72.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16903 2 0.00% 72.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16960-16967 1 0.00% 72.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17024-17031 1 0.00% 72.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17159 72 0.08% 72.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17415 389 0.43% 72.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17671 142 0.16% 73.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17920-17927 126 0.14% 73.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18183 70 0.08% 73.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18240-18247 1 0.00% 73.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18439 321 0.36% 73.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18496-18503 1 0.00% 73.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18624-18631 1 0.00% 73.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18695 69 0.08% 73.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-18951 77 0.09% 73.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19072-19079 1 0.00% 73.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19207 59 0.07% 73.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19463 322 0.36% 74.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19648-19655 1 0.00% 74.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19719 131 0.14% 74.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-19975 131 0.14% 74.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20231 129 0.14% 74.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20487 344 0.38% 75.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20736-20743 69 0.08% 75.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-20999 72 0.08% 75.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21255 6 0.01% 75.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21440-21447 1 0.00% 75.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21511 266 0.29% 75.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21767 64 0.07% 75.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22023 246 0.27% 75.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22279 133 0.15% 76.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22528-22535 396 0.44% 76.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22791 186 0.21% 76.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23047 68 0.08% 76.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23424-23431 1 0.00% 76.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23559 265 0.29% 77.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23808-23815 68 0.08% 77.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24071 130 0.14% 77.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24327 65 0.07% 77.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24384-24391 1 0.00% 77.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24583 512 0.57% 77.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24839 66 0.07% 77.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25095 129 0.14% 78.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25351 67 0.07% 78.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25472-25479 1 0.00% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25607 264 0.29% 78.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25792-25799 1 0.00% 78.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26119 69 0.08% 78.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26375 185 0.20% 78.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26631 394 0.44% 79.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26816-26823 1 0.00% 79.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26887 130 0.14% 79.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26944-26951 1 0.00% 79.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27143 246 0.27% 79.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27399 65 0.07% 79.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27655 267 0.30% 80.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27840-27847 2 0.00% 80.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27904-27911 4 0.00% 80.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28167 73 0.08% 80.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28423 69 0.08% 80.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28544-28551 1 0.00% 80.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28608-28615 1 0.00% 80.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28679 339 0.38% 80.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28935 128 0.14% 80.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29191 130 0.14% 80.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29447 133 0.15% 80.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29504-29511 1 0.00% 80.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29703 322 0.36% 81.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29760-29767 1 0.00% 81.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29888-29895 1 0.00% 81.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-29959 57 0.06% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30215 76 0.08% 81.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30272-30279 2 0.00% 81.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30464-30471 68 0.08% 81.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30727 322 0.36% 81.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-30983 72 0.08% 82.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31239 126 0.14% 82.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31495 141 0.16% 82.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31616-31623 1 0.00% 82.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31751 387 0.43% 82.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32007 71 0.08% 82.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32192-32199 1 0.00% 82.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32263 1 0.00% 82.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32512-32519 66 0.07% 82.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32775 652 0.72% 83.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33031 71 0.08% 83.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33287 3 0.00% 83.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33344-33351 1 0.00% 83.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33543 71 0.08% 83.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33799 386 0.43% 84.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34055 141 0.16% 84.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34304-34311 126 0.14% 84.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34560-34567 72 0.08% 84.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34823 320 0.35% 84.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35079 68 0.08% 84.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35328-35335 76 0.08% 85.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35584-35591 57 0.06% 85.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35648-35655 1 0.00% 85.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35847 321 0.36% 85.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36096-36103 132 0.15% 85.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36359 129 0.14% 85.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36608-36615 128 0.14% 85.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36871 338 0.37% 86.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37127 69 0.08% 86.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37376-37383 72 0.08% 86.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37632-37639 4 0.00% 86.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37696-37703 2 0.00% 86.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37895 269 0.30% 86.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38151 65 0.07% 86.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38400-38407 246 0.27% 87.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38592-38599 1 0.00% 87.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38656-38663 129 0.14% 87.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38919 394 0.44% 87.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39168-39175 185 0.20% 87.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39424-39431 67 0.07% 87.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39744-39751 1 0.00% 87.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::39936-39943 264 0.29% 88.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40064-40071 1 0.00% 88.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40199 67 0.07% 88.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40448-40455 129 0.14% 88.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40704-40711 65 0.07% 88.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40960-40967 512 0.57% 89.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41152-41159 1 0.00% 89.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41223 65 0.07% 89.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41479 129 0.14% 89.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41735 68 0.08% 89.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-41991 264 0.29% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42112-42119 1 0.00% 89.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42496-42503 68 0.08% 89.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42752-42759 186 0.21% 89.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43008-43015 395 0.44% 90.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43271 132 0.15% 90.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43520-43527 246 0.27% 90.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43776-43783 64 0.07% 90.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44039 266 0.29% 91.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44096-44103 1 0.00% 91.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44288-44295 6 0.01% 91.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44544-44551 71 0.08% 91.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44807 69 0.08% 91.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45063 340 0.38% 91.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45312-45319 129 0.14% 91.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45575 130 0.14% 92.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45831 131 0.14% 92.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46087 320 0.35% 92.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46343 58 0.06% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46464-46471 1 0.00% 92.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46592-46599 74 0.08% 92.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46848-46855 70 0.08% 92.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47111 320 0.35% 93.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47296-47303 1 0.00% 93.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47367 72 0.08% 93.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47616-47623 128 0.14% 93.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47879 142 0.16% 93.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48135 388 0.43% 93.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48192-48199 1 0.00% 93.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48391 73 0.08% 93.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48640-48647 2 0.00% 93.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48903 66 0.07% 94.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48960-48967 1 0.00% 94.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49024-49031 2 0.00% 94.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49088-49095 2 0.00% 94.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49159 5356 5.93% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 90358 # Bytes accessed per row activation -system.physmem.totQLat 377355345750 # Total ticks spent queuing -system.physmem.totMemAccLat 474591583250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 78454425000 # Total ticks spent in databus transfers -system.physmem.totBankLat 18781812500 # Total ticks spent accessing banks -system.physmem.avgQLat 24049.33 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 1196.99 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 362 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 351 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 346 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 344 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 342 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 339 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 328 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 324 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 322 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 320 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 316 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 312 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2639 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2695 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4442 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4405 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4394 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4384 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4400 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4387 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5258 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4449 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4419 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4320 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1201 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1167 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 1163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1157 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1147 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1146 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1145 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 990183 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 1014.719065 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 1002.794597 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 86.877825 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3622 0.37% 0.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 3291 0.33% 0.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 1715 0.17% 0.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1178 0.12% 0.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 920 0.09% 1.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 703 0.07% 1.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 532 0.05% 1.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 420 0.04% 1.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 977802 98.75% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 990183 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4537 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 3458.425832 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 54557.622307 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-65535 4511 99.43% 99.43% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::131072-196607 8 0.18% 99.60% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-262143 4 0.09% 99.69% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::393216-458751 2 0.04% 99.74% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::589824-655359 3 0.07% 99.80% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::786432-851967 1 0.02% 99.82% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::983040-1.04858e+06 1 0.02% 99.85% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.17965e+06-1.24518e+06 6 0.13% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.37626e+06-1.44179e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 4537 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4537 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 23.201675 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 21.361663 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 9.873768 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::1 5 0.11% 0.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::2 7 0.15% 0.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::3 5 0.11% 0.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4 2 0.04% 0.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::5 2 0.04% 0.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::6 4 0.09% 0.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::7 6 0.13% 0.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::8 3 0.07% 0.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::9 3 0.07% 0.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::10 3 0.07% 0.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::11 3 0.07% 0.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::12 2 0.04% 0.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::13 4 0.09% 1.08% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::14 7 0.15% 1.23% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::15 17 0.37% 1.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 1491 32.86% 34.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 339 7.47% 41.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 208 4.58% 46.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1050 23.14% 69.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 16 0.35% 70.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 12 0.26% 70.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 20 0.44% 70.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 24 0.53% 71.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 18 0.40% 71.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 14 0.31% 71.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 18 0.40% 72.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 18 0.40% 72.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 19 0.42% 73.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 13 0.29% 73.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 11 0.24% 73.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 12 0.26% 73.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 11 0.24% 74.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 3 0.07% 74.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 2 0.04% 74.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 1 0.02% 74.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 1015 22.37% 96.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 76 1.68% 98.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 13 0.29% 98.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 42 0.93% 99.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 1 0.02% 99.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 5 0.11% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 5 0.11% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::51 5 0.11% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::53 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4537 # Writes before turning the bus around for reads +system.physmem.totQLat 592300556750 # Total ticks spent queuing +system.physmem.totMemAccLat 700300341750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 78454390000 # Total ticks spent in databus transfers +system.physmem.totBankLat 29545395000 # Total ticks spent accessing banks +system.physmem.avgQLat 37748.08 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1882.97 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30246.32 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 381.87 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.60 # Average achieved write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44631.05 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 381.88 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.56 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 50.96 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.55 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 3.00 # Data bus utilization in percentage system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing -system.physmem.avgWrQLen 1.22 # Average write queue length when enqueuing -system.physmem.readRowHits 15616397 # Number of row buffer hits during reads -system.physmem.writeRowHits 90966 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.53 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 85.15 # Row buffer hit rate for writes -system.physmem.avgGap 159352.98 # Average gap between requests -system.physmem.pageHitRate 99.43 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 2.38 # Percentage of time for which DRAM has all the banks in precharge state +system.physmem.avgRdQLen 7.04 # Average read queue length when enqueuing +system.physmem.avgWrQLen 14.89 # Average write queue length when enqueuing +system.physmem.readRowHits 14676487 # Number of row buffer hits during reads +system.physmem.writeRowHits 89750 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.54 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.26 # Row buffer hit rate for writes +system.physmem.avgGap 159349.78 # Average gap between requests +system.physmem.pageHitRate 93.48 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.16 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory @@ -535,259 +335,259 @@ system.realview.nvmem.bw_inst_read::cpu0.inst 8 system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 54425810 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16743683 # Transaction distribution -system.membus.trans_dist::ReadResp 16743683 # Transaction distribution +system.membus.throughput 54426652 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16743677 # Transaction distribution +system.membus.trans_dist::ReadResp 16743677 # Transaction distribution system.membus.trans_dist::WriteReq 763441 # Transaction distribution system.membus.trans_dist::WriteResp 763441 # Transaction distribution -system.membus.trans_dist::Writeback 57657 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4516 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4516 # Transaction distribution +system.membus.trans_dist::Writeback 57651 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4517 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4517 # Transaction distribution system.membus.trans_dist::ReadExReq 131342 # Transaction distribution system.membus.trans_dist::ReadExResp 131342 # Transaction distribution system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2383092 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 3860 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1892593 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4279557 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1892577 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4279541 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 31064064 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 31064064 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 35343621 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 35343605 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390550 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 7720 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 16471696 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 18869990 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 16470928 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 18869222 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 124256256 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 124256256 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 143126246 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 143126246 # Total data (bytes) +system.membus.tot_pkt_size::total 143125478 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 143125478 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1225748500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1225762000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 5000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3758000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3755500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 18171669500 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 18171181500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4990674222 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4987933108 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 35076241500 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.3 # Layer utilization (%) +system.membus.respLayer2.occupancy 38819144750 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 62047 # number of replacements -system.l2c.tags.tagsinuse 51602.841569 # Cycle average of tags in use -system.l2c.tags.total_refs 1699505 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 127430 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 13.336773 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 2574813583500 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 38208.002352 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000703 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 2774.091625 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 3066.452073 # Average occupied blocks per requestor +system.l2c.tags.replacements 62041 # number of replacements +system.l2c.tags.tagsinuse 51600.507824 # Cycle average of tags in use +system.l2c.tags.total_refs 1699332 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 127423 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 13.336148 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 2574803290500 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 38204.625202 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000702 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 2677.995545 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 3048.557344 # Average occupied blocks per requestor system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.000187 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 4246.643785 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 3307.650843 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.583008 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::cpu1.inst 4342.999627 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 3326.329216 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.582956 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.042329 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.046790 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.040863 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.046517 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.064799 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.050471 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.787397 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65383 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 25 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2131 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6484 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 56716 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.997665 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 17278266 # Number of tag accesses -system.l2c.tags.data_accesses 17278266 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 9823 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 3607 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 411412 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 183126 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 10084 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 3595 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 433138 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 187347 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1242132 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 596464 # number of Writeback hits -system.l2c.Writeback_hits::total 596464 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 13 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 13 # number of UpgradeReq hits +system.l2c.tags.occ_percent::cpu1.inst 0.066269 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.050756 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.787361 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 65382 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 26 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2132 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 6447 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 56751 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.997650 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 17277037 # Number of tag accesses +system.l2c.tags.data_accesses 17277037 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 9996 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3617 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 411271 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 183421 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 9883 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 3502 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 433200 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 187065 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1241955 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 596489 # number of Writeback hits +system.l2c.Writeback_hits::total 596489 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 14 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 12 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 57116 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 57419 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 114535 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 9823 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 3607 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 411412 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 240242 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 10084 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 3595 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 433138 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 244766 # number of demand (read+write) hits -system.l2c.demand_hits::total 1356667 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 9823 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 3607 # number of overall hits -system.l2c.overall_hits::cpu0.inst 411412 # number of overall hits -system.l2c.overall_hits::cpu0.data 240242 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 10084 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 3595 # number of overall hits -system.l2c.overall_hits::cpu1.inst 433138 # number of overall hits -system.l2c.overall_hits::cpu1.data 244766 # number of overall hits -system.l2c.overall_hits::total 1356667 # number of overall hits +system.l2c.ReadExReq_hits::cpu0.data 55903 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 58636 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 114539 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 9996 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3617 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 411271 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 239324 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 9883 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 3502 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 433200 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 245701 # number of demand (read+write) hits +system.l2c.demand_hits::total 1356494 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 9996 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3617 # number of overall hits +system.l2c.overall_hits::cpu0.inst 411271 # number of overall hits +system.l2c.overall_hits::cpu0.data 239324 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 9883 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 3502 # number of overall hits +system.l2c.overall_hits::cpu1.inst 433200 # number of overall hits +system.l2c.overall_hits::cpu1.data 245701 # number of overall hits +system.l2c.overall_hits::total 1356494 # number of overall hits system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 4254 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 5302 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 4144 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 5204 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6338 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4925 # number of ReadReq misses -system.l2c.ReadReq_misses::total 20822 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1344 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1536 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2880 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 67932 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 65046 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 132978 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu1.inst 6442 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 5023 # number of ReadReq misses +system.l2c.ReadReq_misses::total 20816 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1406 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1477 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2883 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 68791 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 64185 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 132976 # number of ReadExReq misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 4254 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 73234 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 4144 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 73995 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6338 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 69971 # number of demand (read+write) misses -system.l2c.demand_misses::total 153800 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 6442 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 69208 # number of demand (read+write) misses +system.l2c.demand_misses::total 153792 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 4254 # number of overall misses -system.l2c.overall_misses::cpu0.data 73234 # number of overall misses +system.l2c.overall_misses::cpu0.inst 4144 # number of overall misses +system.l2c.overall_misses::cpu0.data 73995 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6338 # number of overall misses -system.l2c.overall_misses::cpu1.data 69971 # number of overall misses -system.l2c.overall_misses::total 153800 # number of overall misses +system.l2c.overall_misses::cpu1.inst 6442 # number of overall misses +system.l2c.overall_misses::cpu1.data 69208 # number of overall misses +system.l2c.overall_misses::total 153792 # number of overall misses system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 304771500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 393396750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 292011000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 389009500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 89250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 451834250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 374309250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1524550500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 232990 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 231990 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 464980 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 4846991473 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 4619004891 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9465996364 # number of ReadExReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 455480250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 379549000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1516288500 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 256489 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 208991 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 465480 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 4825847704 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4517645162 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9343492866 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 304771500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 5240388223 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 292011000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 5214857204 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu1.dtb.walker 89250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 451834250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4993314141 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 10990546864 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 455480250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 4897194162 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 10859781366 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 304771500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 5240388223 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 292011000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 5214857204 # number of overall miss cycles system.l2c.overall_miss_latency::cpu1.dtb.walker 89250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 451834250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4993314141 # number of overall miss cycles -system.l2c.overall_miss_latency::total 10990546864 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 9823 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 3609 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 415666 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 188428 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 10085 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 3595 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 439476 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 192272 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1262954 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 596464 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 596464 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1357 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1549 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2906 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 125048 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 122465 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247513 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 9823 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 3609 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 415666 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 313476 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 10085 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 3595 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 439476 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 314737 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1510467 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 9823 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 3609 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 415666 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 313476 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 10085 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 3595 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 439476 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 314737 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1510467 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000554 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.010234 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.028138 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000099 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.014422 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.025615 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016487 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990420 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991607 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.991053 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.543247 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.531140 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.537257 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000554 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.010234 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.233619 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000099 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.014422 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.222316 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.101823 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000554 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.010234 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.233619 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000099 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.014422 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.222316 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.101823 # miss rate for overall accesses +system.l2c.overall_miss_latency::cpu1.inst 455480250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 4897194162 # number of overall miss cycles +system.l2c.overall_miss_latency::total 10859781366 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 9996 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3619 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 415415 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 188625 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 9884 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 3502 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 439642 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 192088 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1262771 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 596489 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 596489 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1420 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1489 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2909 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 124694 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 122821 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247515 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 9996 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3619 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 415415 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 313319 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 9884 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 3502 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 439642 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 314909 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1510286 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 9996 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3619 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 415415 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 313319 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 9884 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 3502 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 439642 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 314909 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1510286 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000553 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.009976 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.027589 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000101 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.014653 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.026149 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016484 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990141 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991941 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.991062 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.551679 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.522590 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.537244 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000553 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.009976 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.236165 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000101 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.014653 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.219771 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.101830 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000553 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.009976 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.236165 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000101 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.014653 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.219771 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.101830 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 71643.511989 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 74197.802716 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70465.974903 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 74752.017679 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 89250 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 71289.720732 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 76001.878173 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 73218.254731 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 173.355655 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 151.035156 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 161.451389 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 71350.637005 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 71011.359515 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 71184.679902 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70704.788885 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 75562.213816 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 72842.452921 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 182.424609 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 141.496953 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 161.456816 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 70152.312134 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 70384.749739 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 70264.505369 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 71643.511989 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 71556.766297 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 70465.974903 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 70475.805176 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89250 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 71289.720732 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 71362.623673 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 71459.992614 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 70704.788885 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 70760.521356 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 70613.434808 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 71643.511989 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 71556.766297 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 70465.974903 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 70475.805176 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89250 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 71289.720732 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 71362.623673 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 71459.992614 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 70704.788885 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 70760.521356 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 70613.434808 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -796,129 +596,129 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 57657 # number of writebacks -system.l2c.writebacks::total 57657 # number of writebacks +system.l2c.writebacks::writebacks 57651 # number of writebacks +system.l2c.writebacks::total 57651 # number of writebacks system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 4254 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 5302 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 4144 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 5204 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6338 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4925 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 20822 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1344 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1536 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2880 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 67932 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 65046 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 132978 # number of ReadExReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 6442 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 5023 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 20816 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1406 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1477 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2883 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 68791 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 64185 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 132976 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 4254 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 73234 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 4144 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 73995 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6338 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 69971 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 153800 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 6442 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 69208 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 153792 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 4254 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 73234 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 4144 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 73995 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6338 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 69971 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 153800 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 6442 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 69208 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 153792 # number of overall MSHR misses system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 250900000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 327379750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 239540000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 324214500 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 76250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 371456750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 312895750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1262833500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 13441344 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 15361536 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 28802880 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3976712027 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3785150609 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7761862636 # number of ReadExReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 373802250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 316907500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1254665500 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 14061406 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14772477 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 28833883 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3946484796 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3696331838 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 7642816634 # number of ReadExReq MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 250900000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 4304091777 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 239540000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 4270699296 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 76250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 371456750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 4098046359 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 9024696136 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 373802250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 4013239338 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 8897482134 # number of demand (read+write) MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 250900000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 4304091777 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 239540000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 4270699296 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 76250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 371456750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 4098046359 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 9024696136 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 344358750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83703872750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 842500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82981576250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167030650250 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8433139011 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8270681501 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 16703820512 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 344358750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 92137011761 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 842500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91252257751 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 183734470762 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000554 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.010234 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.028138 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000099 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014422 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.025615 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.016487 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.990420 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991607 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.991053 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.543247 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.531140 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.537257 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000554 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.010234 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.233619 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000099 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014422 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.222316 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.101823 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000554 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.010234 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.233619 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000099 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014422 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.222316 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.101823 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_latency::cpu1.inst 373802250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 4013239338 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 8897482134 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 351469750 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 82683235750 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 856250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 84002858250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167038420000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8408462374 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8295509001 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 16703971375 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 351469750 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 91091698124 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 856250 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 92298367251 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 183742391375 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000553 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.009976 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027589 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000101 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014653 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.026149 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.016484 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.990141 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991941 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.991062 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.551679 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.522590 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.537244 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000553 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.009976 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.236165 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000101 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014653 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.219771 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.101830 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000553 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.009976 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.236165 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000101 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014653 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.219771 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.101830 # mshr miss rate for overall accesses system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58979.783733 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 61746.463599 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 57804.054054 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 62301.018447 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58607.881035 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63532.131980 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 60649.001057 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58025.807203 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63091.280111 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 60274.092045 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 58539.598819 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 58191.904329 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 58369.524553 # average ReadExReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001.677048 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.346861 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 57369.202308 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 57588.717582 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 57475.158179 # average ReadExReq mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 58979.783733 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 58771.769629 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 57804.054054 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 57716.052382 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58607.881035 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 58567.783210 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 58678.128322 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58025.807203 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 57988.084297 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 57853.998478 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 58979.783733 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 58771.769629 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 57804.054054 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 57716.052382 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58607.881035 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 58567.783210 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 58678.128322 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58025.807203 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 57988.084297 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 57853.998478 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -939,39 +739,39 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 52791444 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2472019 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2472019 # Transaction distribution +system.toL2Bus.throughput 52790847 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2471761 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2471761 # Transaction distribution system.toL2Bus.trans_dist::WriteReq 763441 # Transaction distribution system.toL2Bus.trans_dist::WriteResp 763441 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 596464 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 2906 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 2906 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 247513 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 247513 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1725197 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5753946 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 20259 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 50584 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7549986 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 54755680 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 83794182 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 28816 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 79632 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 138658310 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 138658310 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 169964 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4808748000 # Layer occupancy (ticks) +system.toL2Bus.trans_dist::Writeback 596489 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 2909 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 2909 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 247515 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 247515 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1725013 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5754007 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 20046 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 50514 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7549580 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 54750240 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 83796742 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 28484 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 79520 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 138654986 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 138654986 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 168824 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4808734000 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 3865724000 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 3865148750 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 4421241528 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 4420266392 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 13055000 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 12925000 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 30676250 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 30634250 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 48159266 # Throughput (bytes/s) +system.iobus.throughput 48160270 # Throughput (bytes/s) system.iobus.trans_dist::ReadReq 16715394 # Transaction distribution system.iobus.trans_dist::ReadResp 16715394 # Transaction distribution system.iobus.trans_dist::WriteReq 8184 # Transaction distribution @@ -1081,8 +881,8 @@ system.iobus.reqLayer25.occupancy 15532032000 # La system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) system.iobus.respLayer0.occupancy 2374908000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42583156500 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) +system.iobus.respLayer1.occupancy 38823243250 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1106,25 +906,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7421730 # DTB read hits -system.cpu0.dtb.read_misses 6821 # DTB read misses -system.cpu0.dtb.write_hits 5623030 # DTB write hits -system.cpu0.dtb.write_misses 1843 # DTB write misses +system.cpu0.dtb.read_hits 7344844 # DTB read hits +system.cpu0.dtb.read_misses 6860 # DTB read misses +system.cpu0.dtb.write_hits 5551128 # DTB write hits +system.cpu0.dtb.write_misses 1832 # DTB write misses system.cpu0.dtb.flush_tlb 2493 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 666 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_mva_asid 699 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 6415 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_entries 6351 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 147 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 137 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 218 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 7428551 # DTB read accesses -system.cpu0.dtb.write_accesses 5624873 # DTB write accesses +system.cpu0.dtb.perms_faults 220 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 7351704 # DTB read accesses +system.cpu0.dtb.write_accesses 5552960 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 13044760 # DTB hits -system.cpu0.dtb.misses 8664 # DTB misses -system.cpu0.dtb.accesses 13053424 # DTB accesses +system.cpu0.dtb.hits 12895972 # DTB hits +system.cpu0.dtb.misses 8692 # DTB misses +system.cpu0.dtb.accesses 12904664 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1146,125 +946,125 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 30640130 # ITB inst hits -system.cpu0.itb.inst_misses 3559 # ITB inst misses +system.cpu0.itb.inst_hits 30211154 # ITB inst hits +system.cpu0.itb.inst_misses 3603 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 2493 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 666 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_mva_asid 699 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2782 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 2758 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 30643689 # ITB inst accesses -system.cpu0.itb.hits 30640130 # DTB hits -system.cpu0.itb.misses 3559 # DTB misses -system.cpu0.itb.accesses 30643689 # DTB accesses -system.cpu0.numCycles 2628262208 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 30214757 # ITB inst accesses +system.cpu0.itb.hits 30211154 # DTB hits +system.cpu0.itb.misses 3603 # DTB misses +system.cpu0.itb.accesses 30214757 # DTB accesses +system.cpu0.numCycles 2627736532 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 30017324 # Number of instructions committed -system.cpu0.committedOps 38175915 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 34451316 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 4807 # Number of float alu accesses -system.cpu0.num_func_calls 1059150 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 3975405 # number of instructions that are conditional controls -system.cpu0.num_int_insts 34451316 # number of integer instructions -system.cpu0.num_fp_insts 4807 # number of float instructions -system.cpu0.num_int_register_reads 199768149 # number of times the integer registers were read -system.cpu0.num_int_register_writes 37153826 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 3633 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 1176 # number of times the floating registers were written -system.cpu0.num_mem_refs 13618692 # number of memory refs -system.cpu0.num_load_insts 7744625 # Number of load instructions -system.cpu0.num_store_insts 5874067 # Number of store instructions -system.cpu0.num_idle_cycles 2288630899.609074 # Number of idle cycles -system.cpu0.num_busy_cycles 339631308.390926 # Number of busy cycles -system.cpu0.not_idle_fraction 0.129223 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.870777 # Percentage of idle cycles -system.cpu0.Branches 5132509 # Number of branches fetched +system.cpu0.committedInsts 29624937 # Number of instructions committed +system.cpu0.committedOps 37728426 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 34074958 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 4583 # Number of float alu accesses +system.cpu0.num_func_calls 1045164 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 3935196 # number of instructions that are conditional controls +system.cpu0.num_int_insts 34074958 # number of integer instructions +system.cpu0.num_fp_insts 4583 # number of float instructions +system.cpu0.num_int_register_reads 197582111 # number of times the integer registers were read +system.cpu0.num_int_register_writes 36713164 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 3288 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 1298 # number of times the floating registers were written +system.cpu0.num_mem_refs 13470170 # number of memory refs +system.cpu0.num_load_insts 7667939 # Number of load instructions +system.cpu0.num_store_insts 5802231 # Number of store instructions +system.cpu0.num_idle_cycles 2282002616.045546 # Number of idle cycles +system.cpu0.num_busy_cycles 345733915.954454 # Number of busy cycles +system.cpu0.not_idle_fraction 0.131571 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.868429 # Percentage of idle cycles +system.cpu0.Branches 5074688 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 83029 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 856246 # number of replacements -system.cpu0.icache.tags.tagsinuse 510.851832 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 60652701 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 856758 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 70.793271 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 20193023250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 218.639655 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 292.212178 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.427031 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.570727 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.997757 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 856147 # number of replacements +system.cpu0.icache.tags.tagsinuse 510.849495 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 60652706 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 856659 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 70.801458 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 20216402250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 158.742483 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 352.107012 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.310044 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.687709 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.997753 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::1 195 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::2 266 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 62366219 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 62366219 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 30223720 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 30428981 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 60652701 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 30223720 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 30428981 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 60652701 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 30223720 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 30428981 # number of overall hits -system.cpu0.icache.overall_hits::total 60652701 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 416410 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 440349 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 856759 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 416410 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 440349 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 856759 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 416410 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 440349 # number of overall misses -system.cpu0.icache.overall_misses::total 856759 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5686967000 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6125458750 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 11812425750 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5686967000 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 6125458750 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 11812425750 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5686967000 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 6125458750 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 11812425750 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 30640130 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 30869330 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 61509460 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 30640130 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 30869330 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 61509460 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 30640130 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 30869330 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 61509460 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013590 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014265 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.013929 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013590 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014265 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.013929 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013590 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014265 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.013929 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13657.133594 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13910.463632 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13787.337804 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13657.133594 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13910.463632 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13787.337804 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13657.133594 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13910.463632 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13787.337804 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 62366026 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 62366026 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 29795008 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 30857698 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 60652706 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 29795008 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 30857698 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 60652706 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 29795008 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 30857698 # number of overall hits +system.cpu0.icache.overall_hits::total 60652706 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 416146 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 440514 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 856660 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 416146 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 440514 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 856660 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 416146 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 440514 # number of overall misses +system.cpu0.icache.overall_misses::total 856660 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5672028500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6130116250 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 11802144750 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 5672028500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 6130116250 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 11802144750 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 5672028500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 6130116250 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 11802144750 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 30211154 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 31298212 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 61509366 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 30211154 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 31298212 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 61509366 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 30211154 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 31298212 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 61509366 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013775 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014075 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.013927 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013775 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014075 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.013927 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013775 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014075 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.013927 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13629.900323 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13915.826171 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13776.929879 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13629.900323 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13915.826171 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13776.929879 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13629.900323 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13915.826171 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13776.929879 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1273,48 +1073,48 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 416410 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 440349 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 856759 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 416410 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 440349 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 856759 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 416410 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 440349 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 856759 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4852567000 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5242306250 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 10094873250 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4852567000 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5242306250 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 10094873250 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4852567000 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5242306250 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 10094873250 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 435943750 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 1072500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 437016250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 435943750 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst 1072500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 437016250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013590 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014265 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013929 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013590 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014265 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.013929 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013590 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014265 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.013929 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11653.339257 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11904.889644 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11782.628779 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11653.339257 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11904.889644 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11782.628779 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11653.339257 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11904.889644 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11782.628779 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 416146 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 440514 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 856660 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 416146 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 440514 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 856660 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 416146 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 440514 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 856660 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4838197500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5246649750 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 10084847250 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4838197500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5246649750 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 10084847250 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4838197500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5246649750 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 10084847250 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 442799750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 1085250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 443885000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 442799750 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst 1085250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 443885000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013775 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014075 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013927 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013775 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014075 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.013927 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013775 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014075 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.013927 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11626.202102 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11910.290592 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11772.286847 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11626.202102 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11910.290592 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11772.286847 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11626.202102 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11910.290592 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11772.286847 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1322,120 +1122,120 @@ system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 627701 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.877186 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 23661631 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 628213 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 37.664981 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 664900250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 184.960449 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 326.916737 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.361251 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.638509 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.999760 # Average percentage of cache occupancy +system.cpu0.dcache.tags.replacements 627716 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.875867 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 23661613 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 628228 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 37.664053 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 671680250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 152.516115 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 359.359751 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.297883 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.701875 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.999758 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 330 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 331 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 109 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 97787589 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 97787589 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 6520468 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 6679152 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13199620 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4990639 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 4984500 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9975139 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 118374 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 117820 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 236194 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 124360 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 123412 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247772 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11511107 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 11663652 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 23174759 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11511107 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 11663652 # number of overall hits -system.cpu0.dcache.overall_hits::total 23174759 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 182444 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 186677 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 369121 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 126405 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 124014 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 250419 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5984 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5595 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11579 # number of LoadLockedReq misses -system.cpu0.dcache.demand_misses::cpu0.data 308849 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 310691 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 619540 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 308849 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 310691 # number of overall misses -system.cpu0.dcache.overall_misses::total 619540 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2722910750 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2758252500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5481163250 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5855218871 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 5625941645 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 11481160516 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 80735500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 79463250 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 160198750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 8578129621 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 8384194145 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 16962323766 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 8578129621 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 8384194145 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 16962323766 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6702912 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 6865829 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13568741 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5117044 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 5108514 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10225558 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 124358 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 123415 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 247773 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 124360 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 123412 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247772 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 11819956 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 11974343 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 23794299 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 11819956 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 11974343 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 23794299 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027219 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.027189 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.027204 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024703 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.024276 # miss rate for WriteReq accesses +system.cpu0.dcache.tags.tag_accesses 97787592 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 97787592 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 6450546 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6749057 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13199603 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4919460 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 5055668 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9975128 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 118398 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 117802 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 236200 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 124425 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 123348 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247773 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 11370006 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 11804725 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 23174731 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 11370006 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 11804725 # number of overall hits +system.cpu0.dcache.overall_hits::total 23174731 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 182595 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 186544 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 369139 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 126114 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 124310 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 250424 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6030 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5544 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 11574 # number of LoadLockedReq misses +system.cpu0.dcache.demand_misses::cpu0.data 308709 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 310854 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 619563 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 308709 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 310854 # number of overall misses +system.cpu0.dcache.overall_misses::total 619563 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2721600000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2760360750 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5481960750 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5821979202 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 5534732315 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 11356711517 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 81055000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 79345250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 160400250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 8543579202 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 8295093065 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 16838672267 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 8543579202 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 8295093065 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 16838672267 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6633141 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 6935601 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13568742 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5045574 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 5179978 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10225552 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 124428 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 123346 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 247774 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 124425 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 123348 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247773 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 11678715 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 12115579 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 23794294 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 11678715 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 12115579 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 23794294 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027528 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026897 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.027205 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024995 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.023998 # miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_miss_rate::total 0.024490 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048119 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.045335 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046732 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026129 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025946 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.026037 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026129 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025946 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.026037 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14924.638519 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14775.534747 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14849.231688 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 46321.101784 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 45365.375240 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 45847.801149 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13491.895053 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14202.546917 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13835.283703 # average LoadLockedReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 27774.509942 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 26985.635712 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 27378.900097 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 27774.509942 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 26985.635712 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 27378.900097 # average overall miss latency +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048462 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.044947 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046712 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026433 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025657 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.026038 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026433 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025657 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.026038 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14905.117884 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14797.370862 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14850.668041 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 46164.416338 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 44523.628952 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 45349.932582 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13441.956882 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14311.913781 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13858.670295 # average LoadLockedReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 27675.186671 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 26684.852262 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 27178.305139 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 27675.186671 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 26684.852262 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 27178.305139 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1444,77 +1244,77 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 596464 # number of writebacks -system.cpu0.dcache.writebacks::total 596464 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 182444 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 186677 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 369121 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 126405 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 124014 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 250419 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5984 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5595 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11579 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 308849 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 310691 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 619540 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 308849 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 310691 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 619540 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2356704250 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2383886500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4740590750 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5575941129 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5352926355 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10928867484 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 68762500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 68225750 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 136988250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7932645379 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7736812855 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 15669458234 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 7932645379 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7736812855 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 15669458234 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91432491750 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90647732000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182080223750 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13248714489 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 12991485999 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26240200488 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 104681206239 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 103639217999 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 208320424238 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027219 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.027189 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027204 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024703 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.024276 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.writebacks::writebacks 596489 # number of writebacks +system.cpu0.dcache.writebacks::total 596489 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 182595 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 186544 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 369139 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 126114 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 124310 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 250424 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6030 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5544 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11574 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 308709 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 310854 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 619563 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 308709 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 310854 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 619563 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2355168000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2386207250 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4741375250 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5543852798 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5262622685 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10806475483 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 68990000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 68208750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 137198750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7899020798 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7648829935 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 15547850733 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 7899020798 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7648829935 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 15547850733 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 90318421750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 91762441000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182080862750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13218125626 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13022508499 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26240634125 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 103536547376 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 104784949499 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 208321496875 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027528 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026897 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027205 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024995 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.023998 # mshr miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024490 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.048119 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.045335 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046732 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026129 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025946 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.026037 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026129 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025946 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.026037 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12917.411644 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12770.113619 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12842.918040 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44111.713374 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43163.887585 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43642.325399 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11491.059492 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12194.057194 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11830.749633 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25684.542864 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 24901.953565 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25292.084827 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25684.542864 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24901.953565 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25292.084827 # average overall mshr miss latency +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.048462 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.044947 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046712 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026433 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025657 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.026038 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026433 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025657 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.026038 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12898.315945 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12791.659072 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12844.417008 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43959.059248 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 42334.668852 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43152.714927 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11441.127695 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12303.165584 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11854.047866 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25587.270854 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 24605.859777 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25094.866435 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25587.270854 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24605.859777 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25094.866435 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1548,25 +1348,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 7578931 # DTB read hits -system.cpu1.dtb.read_misses 7259 # DTB read misses -system.cpu1.dtb.write_hits 5610002 # DTB write hits -system.cpu1.dtb.write_misses 1852 # DTB write misses +system.cpu1.dtb.read_hits 7655819 # DTB read hits +system.cpu1.dtb.read_misses 7243 # DTB read misses +system.cpu1.dtb.write_hits 5681899 # DTB write hits +system.cpu1.dtb.write_misses 1828 # DTB write misses system.cpu1.dtb.flush_tlb 2493 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 773 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_mva_asid 740 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 6696 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_entries 6711 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 139 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 143 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 234 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 7586190 # DTB read accesses -system.cpu1.dtb.write_accesses 5611854 # DTB write accesses +system.cpu1.dtb.perms_faults 232 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 7663062 # DTB read accesses +system.cpu1.dtb.write_accesses 5683727 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 13188933 # DTB hits -system.cpu1.dtb.misses 9111 # DTB misses -system.cpu1.dtb.accesses 13198044 # DTB accesses +system.cpu1.dtb.hits 13337718 # DTB hits +system.cpu1.dtb.misses 9071 # DTB misses +system.cpu1.dtb.accesses 13346789 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1588,50 +1388,50 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 30869347 # ITB inst hits -system.cpu1.itb.inst_misses 3806 # ITB inst misses +system.cpu1.itb.inst_hits 31298229 # ITB inst hits +system.cpu1.itb.inst_misses 3696 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses system.cpu1.itb.flush_tlb 2493 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 773 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_mva_asid 740 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 2929 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 2898 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 30873153 # ITB inst accesses -system.cpu1.itb.hits 30869347 # DTB hits -system.cpu1.itb.misses 3806 # DTB misses -system.cpu1.itb.accesses 30873153 # DTB accesses -system.cpu1.numCycles 2631236815 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 31301925 # ITB inst accesses +system.cpu1.itb.hits 31298229 # DTB hits +system.cpu1.itb.misses 3696 # DTB misses +system.cpu1.itb.accesses 31301925 # DTB accesses +system.cpu1.numCycles 2631652887 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 30198018 # Number of instructions committed -system.cpu1.committedOps 38446958 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 34771949 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 5462 # Number of float alu accesses -system.cpu1.num_func_calls 1081332 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 3974549 # number of instructions that are conditional controls -system.cpu1.num_int_insts 34771949 # number of integer instructions -system.cpu1.num_fp_insts 5462 # number of float instructions -system.cpu1.num_int_register_reads 201690852 # number of times the integer registers were read -system.cpu1.num_int_register_writes 37382680 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 3860 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 1604 # number of times the floating registers were written -system.cpu1.num_mem_refs 13782650 # number of memory refs -system.cpu1.num_load_insts 7920272 # Number of load instructions -system.cpu1.num_store_insts 5862378 # Number of store instructions -system.cpu1.num_idle_cycles 2292306354.384825 # Number of idle cycles -system.cpu1.num_busy_cycles 338930460.615175 # Number of busy cycles -system.cpu1.not_idle_fraction 0.128810 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.871190 # Percentage of idle cycles -system.cpu1.Branches 5177848 # Number of branches fetched +system.cpu1.committedInsts 30590318 # Number of instructions committed +system.cpu1.committedOps 38894351 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 35148183 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 5686 # Number of float alu accesses +system.cpu1.num_func_calls 1095318 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 4014750 # number of instructions that are conditional controls +system.cpu1.num_int_insts 35148183 # number of integer instructions +system.cpu1.num_fp_insts 5686 # number of float instructions +system.cpu1.num_int_register_reads 203876321 # number of times the integer registers were read +system.cpu1.num_int_register_writes 37823170 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 4205 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 1482 # number of times the floating registers were written +system.cpu1.num_mem_refs 13931138 # number of memory refs +system.cpu1.num_load_insts 7996929 # Number of load instructions +system.cpu1.num_store_insts 5934209 # Number of store instructions +system.cpu1.num_idle_cycles 2293790821.520695 # Number of idle cycles +system.cpu1.num_busy_cycles 337862065.479305 # Number of busy cycles +system.cpu1.not_idle_fraction 0.128384 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.871616 # Percentage of idle cycles +system.cpu1.Branches 5235663 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed system.iocache.tags.replacements 0 # number of replacements @@ -1650,10 +1450,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1557250761500 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1557250761500 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1557250761500 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1557250761500 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1783080197250 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1783080197250 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1783080197250 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1783080197250 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt index 467207c9e..6ae80aee8 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt @@ -1,137 +1,137 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.133933 # Number of seconds simulated -sim_ticks 5133933067000 # Number of ticks simulated -final_tick 5133933067000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.137972 # Number of seconds simulated +sim_ticks 5137971999000 # Number of ticks simulated +final_tick 5137971999000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 186687 # Simulator instruction rate (inst/s) -host_op_rate 369023 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2350538489 # Simulator tick rate (ticks/s) -host_mem_usage 736008 # Number of bytes of host memory used -host_seconds 2184.15 # Real time elapsed on the host -sim_insts 407751929 # Number of instructions simulated -sim_ops 806002693 # Number of ops (including micro ops) simulated +host_inst_rate 151274 # Simulator instruction rate (inst/s) +host_op_rate 299020 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1905679647 # Simulator tick rate (ticks/s) +host_mem_usage 770140 # Number of bytes of host memory used +host_seconds 2696.14 # Real time elapsed on the host +sim_insts 407854776 # Number of instructions simulated +sim_ops 806198141 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::pc.south_bridge.ide 2437184 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 3904 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 1029376 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10746496 # Number of bytes read from this memory -system.physmem.bytes_read::total 14217280 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1029376 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1029376 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9492672 # Number of bytes written to this memory -system.physmem.bytes_written::total 9492672 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 38081 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 61 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 16084 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 167914 # Number of read requests responded to by this memory -system.physmem.num_reads::total 222145 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 148323 # Number of write requests responded to by this memory -system.physmem.num_writes::total 148323 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 474721 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 760 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 200504 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2093229 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2769276 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 200504 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 200504 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1849006 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1849006 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1849006 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 474721 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 760 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 200504 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2093229 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4618282 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 222145 # Number of read requests accepted -system.physmem.writeReqs 148323 # Number of write requests accepted -system.physmem.readBursts 222145 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 148323 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 14211648 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 5632 # Total number of bytes read from write queue -system.physmem.bytesWritten 9492416 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 14217280 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 9492672 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 88 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::pc.south_bridge.ide 2477120 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 3136 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 256 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 1034624 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10750336 # Number of bytes read from this memory +system.physmem.bytes_read::total 14265472 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1034624 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1034624 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 9529024 # Number of bytes written to this memory +system.physmem.bytes_written::total 9529024 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 38705 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 49 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 4 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 16166 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 167974 # Number of read requests responded to by this memory +system.physmem.num_reads::total 222898 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 148891 # Number of write requests responded to by this memory +system.physmem.num_writes::total 148891 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 482120 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 610 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 50 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 201368 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2092331 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2776479 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 201368 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 201368 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1854627 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1854627 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1854627 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 482120 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 610 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 201368 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2092331 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4631107 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 222898 # Number of read requests accepted +system.physmem.writeReqs 148891 # Number of write requests accepted +system.physmem.readBursts 222898 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 148891 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 14252672 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 12800 # Total number of bytes read from write queue +system.physmem.bytesWritten 9527360 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 14265472 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 9529024 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 200 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 1715 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 14970 # Per bank write bursts -system.physmem.perBankRdBursts::1 13960 # Per bank write bursts -system.physmem.perBankRdBursts::2 14769 # Per bank write bursts -system.physmem.perBankRdBursts::3 13764 # Per bank write bursts -system.physmem.perBankRdBursts::4 13644 # Per bank write bursts -system.physmem.perBankRdBursts::5 13392 # Per bank write bursts -system.physmem.perBankRdBursts::6 13407 # Per bank write bursts -system.physmem.perBankRdBursts::7 13589 # Per bank write bursts -system.physmem.perBankRdBursts::8 13408 # Per bank write bursts -system.physmem.perBankRdBursts::9 13258 # Per bank write bursts -system.physmem.perBankRdBursts::10 13821 # Per bank write bursts -system.physmem.perBankRdBursts::11 13878 # Per bank write bursts -system.physmem.perBankRdBursts::12 14332 # Per bank write bursts -system.physmem.perBankRdBursts::13 14527 # Per bank write bursts -system.physmem.perBankRdBursts::14 13749 # Per bank write bursts -system.physmem.perBankRdBursts::15 13589 # Per bank write bursts -system.physmem.perBankWrBursts::0 10370 # Per bank write bursts -system.physmem.perBankWrBursts::1 9405 # Per bank write bursts -system.physmem.perBankWrBursts::2 9871 # Per bank write bursts -system.physmem.perBankWrBursts::3 9165 # Per bank write bursts -system.physmem.perBankWrBursts::4 9017 # Per bank write bursts -system.physmem.perBankWrBursts::5 8953 # Per bank write bursts -system.physmem.perBankWrBursts::6 8740 # Per bank write bursts -system.physmem.perBankWrBursts::7 8992 # Per bank write bursts -system.physmem.perBankWrBursts::8 8721 # Per bank write bursts -system.physmem.perBankWrBursts::9 8568 # Per bank write bursts -system.physmem.perBankWrBursts::10 9309 # Per bank write bursts -system.physmem.perBankWrBursts::11 9216 # Per bank write bursts -system.physmem.perBankWrBursts::12 9686 # Per bank write bursts -system.physmem.perBankWrBursts::13 9800 # Per bank write bursts -system.physmem.perBankWrBursts::14 9415 # Per bank write bursts -system.physmem.perBankWrBursts::15 9091 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 1701 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 14548 # Per bank write bursts +system.physmem.perBankRdBursts::1 13887 # Per bank write bursts +system.physmem.perBankRdBursts::2 14162 # Per bank write bursts +system.physmem.perBankRdBursts::3 13520 # Per bank write bursts +system.physmem.perBankRdBursts::4 14300 # Per bank write bursts +system.physmem.perBankRdBursts::5 13581 # Per bank write bursts +system.physmem.perBankRdBursts::6 13426 # Per bank write bursts +system.physmem.perBankRdBursts::7 13413 # Per bank write bursts +system.physmem.perBankRdBursts::8 13607 # Per bank write bursts +system.physmem.perBankRdBursts::9 13662 # Per bank write bursts +system.physmem.perBankRdBursts::10 13602 # Per bank write bursts +system.physmem.perBankRdBursts::11 13631 # Per bank write bursts +system.physmem.perBankRdBursts::12 14336 # Per bank write bursts +system.physmem.perBankRdBursts::13 14588 # Per bank write bursts +system.physmem.perBankRdBursts::14 14340 # Per bank write bursts +system.physmem.perBankRdBursts::15 14095 # Per bank write bursts +system.physmem.perBankWrBursts::0 9881 # Per bank write bursts +system.physmem.perBankWrBursts::1 9301 # Per bank write bursts +system.physmem.perBankWrBursts::2 9417 # Per bank write bursts +system.physmem.perBankWrBursts::3 9104 # Per bank write bursts +system.physmem.perBankWrBursts::4 9702 # Per bank write bursts +system.physmem.perBankWrBursts::5 8858 # Per bank write bursts +system.physmem.perBankWrBursts::6 8862 # Per bank write bursts +system.physmem.perBankWrBursts::7 8906 # Per bank write bursts +system.physmem.perBankWrBursts::8 8978 # Per bank write bursts +system.physmem.perBankWrBursts::9 9056 # Per bank write bursts +system.physmem.perBankWrBursts::10 9081 # Per bank write bursts +system.physmem.perBankWrBursts::11 9102 # Per bank write bursts +system.physmem.perBankWrBursts::12 9605 # Per bank write bursts +system.physmem.perBankWrBursts::13 9854 # Per bank write bursts +system.physmem.perBankWrBursts::14 9646 # Per bank write bursts +system.physmem.perBankWrBursts::15 9512 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 8 # Number of times write queue was full causing retry -system.physmem.totGap 5133933013500 # Total gap between requests +system.physmem.numWrRetry 7 # Number of times write queue was full causing retry +system.physmem.totGap 5137971883500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 222145 # Read request sizes (log2) +system.physmem.readPktSize::6 222898 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 148323 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 174666 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 21456 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 6950 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2913 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2112 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2066 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1506 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1520 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1430 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1072 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 864 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 755 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 678 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 656 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 606 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 583 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 571 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 555 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 538 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 523 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 33 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 148891 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 173419 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 13832 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 4649 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2839 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2570 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4077 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3447 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3320 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2968 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1935 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1633 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1479 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1288 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1096 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 836 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 757 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 725 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 696 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 691 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 416 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 25 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -141,369 +141,239 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 6022 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 6256 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 6299 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 6341 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 6596 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 6608 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 6666 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 6998 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 7022 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 7020 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 7083 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 7644 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 7121 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 7236 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 7399 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 7458 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6317 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6247 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6157 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6233 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 386 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 282 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 69 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 42 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 36 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 32 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 23 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 22 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 68754 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 344.735608 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 150.882581 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1084.800437 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 30893 44.93% 44.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 10573 15.38% 60.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 6859 9.98% 70.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 4406 6.41% 76.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 2663 3.87% 80.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 2166 3.15% 83.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 1652 2.40% 86.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 1226 1.78% 87.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 1018 1.48% 89.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 978 1.42% 90.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 656 0.95% 91.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 637 0.93% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 446 0.65% 93.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 438 0.64% 93.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 344 0.50% 94.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 542 0.79% 95.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 252 0.37% 95.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 218 0.32% 95.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 163 0.24% 96.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 136 0.20% 96.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 158 0.23% 96.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 420 0.61% 97.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 150 0.22% 97.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 127 0.18% 97.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 107 0.16% 97.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 87 0.13% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 59 0.09% 97.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 64 0.09% 98.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 17 0.02% 98.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 43 0.06% 98.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 19 0.03% 98.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 31 0.05% 98.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 20 0.03% 98.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 40 0.06% 98.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 10 0.01% 98.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 13 0.02% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 16 0.02% 98.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 31 0.05% 98.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 10 0.01% 98.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 6 0.01% 98.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 13 0.02% 98.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 31 0.05% 98.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 12 0.02% 98.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 4 0.01% 98.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 6 0.01% 98.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 27 0.04% 98.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 9 0.01% 98.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 12 0.02% 98.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 6 0.01% 98.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 28 0.04% 98.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 6 0.01% 98.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 7 0.01% 98.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 2 0.00% 98.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 25 0.04% 98.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 3 0.00% 98.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 5 0.01% 98.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 5 0.01% 98.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 26 0.04% 98.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 10 0.01% 98.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 5 0.01% 98.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 9 0.01% 98.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3971 28 0.04% 98.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 4 0.01% 98.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 15 0.02% 98.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 3 0.00% 98.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4227 27 0.04% 98.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 3 0.00% 98.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 2 0.00% 98.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4419 2 0.00% 98.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 23 0.03% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 3 0.00% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 2 0.00% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 5 0.01% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 25 0.04% 99.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4803 4 0.01% 99.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4867 1 0.00% 99.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-4995 22 0.03% 99.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 2 0.00% 99.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 3 0.00% 99.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 4 0.01% 99.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 26 0.04% 99.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 1 0.00% 99.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5443 2 0.00% 99.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 22 0.03% 99.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5571 4 0.01% 99.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5699 3 0.00% 99.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 24 0.03% 99.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 4 0.01% 99.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5891 1 0.00% 99.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 1 0.00% 99.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 24 0.03% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 1 0.00% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6147 1 0.00% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6211 3 0.00% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 24 0.03% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6339 3 0.00% 99.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 4 0.01% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 1 0.00% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 23 0.03% 99.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 4 0.01% 99.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6659 75 0.11% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 3 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6787 2 0.00% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 5 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6915 5 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6979 3 0.00% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 9 0.01% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 2 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 11 0.02% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7235 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7363 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7491 2 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7555 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 1 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7747 2 0.00% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7811 3 0.00% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 4 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 3 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8003 1 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 5 0.01% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8131 3 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 15 0.02% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8320-8323 1 0.00% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8451 1 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8515 5 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8640-8643 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8707 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8771 2 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8835 1 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9024-9027 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9152-9155 4 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 5 0.01% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9344-9347 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9539 4 0.01% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9603 4 0.01% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9664-9667 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9795 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9920-9923 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-9987 3 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10112-10115 3 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10304-10307 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10432-10435 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10499 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10560-10563 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10624-10627 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10880-10883 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10944-10947 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11072-11075 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11139 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11200-11203 2 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11267 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11328-11331 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11392-11395 3 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 3 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11712-11715 2 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11907 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12160-12163 2 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12227 2 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12416-12419 2 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12608-12611 1 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 3 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12736-12739 1 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12928-12931 2 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 2 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13187 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 2 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13315 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13632-13635 2 0.00% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 3 0.00% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13827 1 0.00% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13888-13891 6 0.01% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-13955 5 0.01% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14016-14019 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14083 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14211 2 0.00% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 4 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14403 2 0.00% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14464-14467 1 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14528-14531 2 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 1 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 2 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14723 2 0.00% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14784-14787 1 0.00% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14851 1 0.00% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14915 25 0.04% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 6 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15040-15043 8 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 4 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 3 0.00% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 8 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15299 3 0.00% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 14 0.02% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15491 1 0.00% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15555 2 0.00% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15619 2 0.00% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15680-15683 5 0.01% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15744-15747 1 0.00% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15811 4 0.01% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15875 3 0.00% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15936-15939 5 0.01% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 3 0.00% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16131 4 0.01% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16195 2 0.00% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16259 10 0.01% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16320-16323 9 0.01% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 42 0.06% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 68754 # Bytes accessed per row activation -system.physmem.totQLat 5103462500 # Total ticks spent queuing -system.physmem.totMemAccLat 9310522500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1110285000 # Total ticks spent in databus transfers -system.physmem.totBankLat 3096775000 # Total ticks spent accessing banks -system.physmem.avgQLat 22982.67 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 13945.86 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1621 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1713 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2212 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6088 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6446 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6593 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6786 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6786 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 6856 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 8981 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7771 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7845 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 9165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 8452 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 8559 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 8587 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 8595 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2877 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 2483 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 2347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2192 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 2164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 2092 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1899 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1791 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1654 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1568 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1402 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1040 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 892 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 750 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 634 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 513 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 450 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 218 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 132 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 64 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 49 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 21 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 14 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 49868 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 381.994064 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 221.175651 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 374.202346 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 15813 31.71% 31.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11064 22.19% 53.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5080 10.19% 64.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2824 5.66% 69.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1980 3.97% 73.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1284 2.57% 76.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 922 1.85% 78.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 716 1.44% 79.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 10185 20.42% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 49868 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 8142 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 27.350037 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 531.765782 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 8141 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::47104-49151 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 8142 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 8142 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 18.283591 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.627324 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 6.611364 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 6056 74.38% 74.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 1276 15.67% 90.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 101 1.24% 91.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 41 0.50% 91.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 52 0.64% 92.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 70 0.86% 93.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 65 0.80% 94.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 71 0.87% 94.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 51 0.63% 95.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 44 0.54% 96.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 56 0.69% 96.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38-39 33 0.41% 97.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 34 0.42% 97.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 29 0.36% 98.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 35 0.43% 98.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46-47 23 0.28% 98.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-49 19 0.23% 98.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50-51 12 0.15% 99.09% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-53 12 0.15% 99.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54-55 9 0.11% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-57 6 0.07% 99.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58-59 7 0.09% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-61 2 0.02% 99.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::62-63 13 0.16% 99.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-65 13 0.16% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::66-67 1 0.01% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::70-71 1 0.01% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-73 4 0.05% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::74-75 3 0.04% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-77 2 0.02% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-81 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 8142 # Writes before turning the bus around for reads +system.physmem.totQLat 5275412250 # Total ticks spent queuing +system.physmem.totMemAccLat 9510468500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1113490000 # Total ticks spent in databus transfers +system.physmem.totBankLat 3121566250 # Total ticks spent accessing banks +system.physmem.avgQLat 23688.64 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14017.04 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 41928.53 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 42705.68 # Average memory access latency per DRAM burst system.physmem.avgRdBW 2.77 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 1.85 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2.77 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 2.78 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 1.85 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.04 # Data bus utilization in percentage system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 8.57 # Average write queue length when enqueuing -system.physmem.readRowHits 193293 # Number of row buffer hits during reads -system.physmem.writeRowHits 108329 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.05 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 73.04 # Row buffer hit rate for writes -system.physmem.avgGap 13857966.18 # Average gap between requests -system.physmem.pageHitRate 81.44 # Row buffer hit rate, read and write combined +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.02 # Average write queue length when enqueuing +system.physmem.readRowHits 186969 # Number of row buffer hits during reads +system.physmem.writeRowHits 110725 # Number of row buffer hits during writes +system.physmem.readRowHitRate 83.96 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.37 # Row buffer hit rate for writes +system.physmem.avgGap 13819590.91 # Average gap between requests +system.physmem.pageHitRate 80.11 # Row buffer hit rate, read and write combined system.physmem.prechargeAllPercent 0.14 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 5095991 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 662317 # Transaction distribution -system.membus.trans_dist::ReadResp 662311 # Transaction distribution -system.membus.trans_dist::WriteReq 13762 # Transaction distribution -system.membus.trans_dist::WriteResp 13762 # Transaction distribution -system.membus.trans_dist::Writeback 148323 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2201 # Transaction distribution -system.membus.trans_dist::UpgradeResp 1734 # Transaction distribution -system.membus.trans_dist::ReadExReq 179351 # Transaction distribution -system.membus.trans_dist::ReadExResp 179346 # Transaction distribution -system.membus.trans_dist::MessageReq 1642 # Transaction distribution -system.membus.trans_dist::MessageResp 1642 # Transaction distribution -system.membus.trans_dist::BadAddressError 6 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3284 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 3284 # Packet count per connected master and slave (bytes) +system.membus.throughput 5100645 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 662331 # Transaction distribution +system.membus.trans_dist::ReadResp 662323 # Transaction distribution +system.membus.trans_dist::WriteReq 13764 # Transaction distribution +system.membus.trans_dist::WriteResp 13764 # Transaction distribution +system.membus.trans_dist::Writeback 148891 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2168 # Transaction distribution +system.membus.trans_dist::UpgradeResp 1718 # Transaction distribution +system.membus.trans_dist::ReadExReq 179464 # Transaction distribution +system.membus.trans_dist::ReadExResp 179461 # Transaction distribution +system.membus.trans_dist::MessageReq 1643 # Transaction distribution +system.membus.trans_dist::MessageResp 1643 # Transaction distribution +system.membus.trans_dist::BadAddressError 8 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3286 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 3286 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 471038 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775072 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 474374 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 12 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1720496 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 132379 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 132379 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1856159 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6568 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 6568 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775076 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 475146 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 16 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1721276 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 133006 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 133006 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1857568 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6572 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 6572 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 241802 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550141 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18286080 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 20078023 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5423872 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5423872 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 25508463 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 25508463 # Total data (bytes) -system.membus.snoop_data_through_bus 654016 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 250556000 # Layer occupancy (ticks) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550149 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18330624 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 20122575 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5463872 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5463872 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 25593019 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 25593019 # Total data (bytes) +system.membus.snoop_data_through_bus 613952 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 250521000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 583258500 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 583253500 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3284000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3286000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 1605908499 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 1611616249 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 8000 # Layer occupancy (ticks) +system.membus.reqLayer4.occupancy 10500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 1642000 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 1643000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 3150989153 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 3152435901 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.1 # Layer utilization (%) -system.membus.respLayer4.occupancy 429464748 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 429736248 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 47576 # number of replacements -system.iocache.tags.tagsinuse 0.103980 # Cycle average of tags in use +system.iocache.tags.replacements 47579 # number of replacements +system.iocache.tags.tagsinuse 0.116331 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47592 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47595 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 4992951939000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.103980 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006499 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.006499 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 4992993838000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.116331 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.007271 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.007271 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 428679 # Number of tag accesses -system.iocache.tags.data_accesses 428679 # Number of data accesses -system.iocache.ReadReq_misses::pc.south_bridge.ide 911 # number of ReadReq misses -system.iocache.ReadReq_misses::total 911 # number of ReadReq misses +system.iocache.tags.tag_accesses 428697 # Number of tag accesses +system.iocache.tags.data_accesses 428697 # Number of data accesses +system.iocache.ReadReq_misses::pc.south_bridge.ide 913 # number of ReadReq misses +system.iocache.ReadReq_misses::total 913 # number of ReadReq misses system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47631 # number of demand (read+write) misses -system.iocache.demand_misses::total 47631 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47631 # number of overall misses -system.iocache.overall_misses::total 47631 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 151022435 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 151022435 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 11480088301 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 11480088301 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 11631110736 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 11631110736 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 11631110736 # number of overall miss cycles -system.iocache.overall_miss_latency::total 11631110736 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 911 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 911 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::pc.south_bridge.ide 47633 # number of demand (read+write) misses +system.iocache.demand_misses::total 47633 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 47633 # number of overall misses +system.iocache.overall_misses::total 47633 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 149265435 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 149265435 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 11474717915 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 11474717915 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 11623983350 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 11623983350 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 11623983350 # number of overall miss cycles +system.iocache.overall_miss_latency::total 11623983350 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 913 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 913 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47631 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47631 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47631 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47631 # number of overall (read+write) accesses +system.iocache.demand_accesses::pc.south_bridge.ide 47633 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 47633 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 47633 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 47633 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses @@ -512,40 +382,40 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 165776.547750 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 165776.547750 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 245721.068086 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 245721.068086 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 244192.033256 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 244192.033256 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 244192.033256 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 244192.033256 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 172788 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 163488.975904 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 163488.975904 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 245606.119756 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 245606.119756 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 244032.148930 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 244032.148930 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 244032.148930 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 244032.148930 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 177888 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 10383 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 14382 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 16.641433 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 12.368794 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 46667 # number of writebacks -system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 911 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 911 # number of ReadReq MSHR misses +system.iocache.writebacks::writebacks 46668 # number of writebacks +system.iocache.writebacks::total 46668 # number of writebacks +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 913 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 913 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 47631 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 47631 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 47631 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 47631 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 103624935 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 103624935 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 9049102305 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 9049102305 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 9152727240 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 9152727240 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 9152727240 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 9152727240 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::pc.south_bridge.ide 47633 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 47633 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 47633 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 47633 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 101762935 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 101762935 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 9043225919 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 9043225919 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 9144988854 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 9144988854 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 9144988854 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 9144988854 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses @@ -554,14 +424,14 @@ system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 113748.556531 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 113748.556531 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 193687.977419 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 193687.977419 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 192159.040121 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 192159.040121 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 192159.040121 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 192159.040121 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 111459.950712 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 111459.950712 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 193562.198609 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 193562.198609 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 191988.513300 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 191988.513300 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 191988.513300 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 191988.513300 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). @@ -575,13 +445,13 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.throughput 638147 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 225559 # Transaction distribution -system.iobus.trans_dist::ReadResp 225559 # Transaction distribution +system.iobus.throughput 637649 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 225561 # Transaction distribution +system.iobus.trans_dist::ReadResp 225561 # Transaction distribution system.iobus.trans_dist::WriteReq 57591 # Transaction distribution system.iobus.trans_dist::WriteResp 57591 # Transaction distribution -system.iobus.trans_dist::MessageReq 1642 # Transaction distribution -system.iobus.trans_dist::MessageResp 1642 # Transaction distribution +system.iobus.trans_dist::MessageReq 1643 # Transaction distribution +system.iobus.trans_dist::MessageResp 1643 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11134 # Packet count per connected master and slave (bytes) @@ -601,11 +471,11 @@ system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 471038 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95262 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95262 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3284 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3284 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 569584 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95266 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95266 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3286 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3286 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 569590 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6712 # Cumulative packet size per connected master and slave (bytes) @@ -625,13 +495,13 @@ system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::total 241802 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027832 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027832 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6568 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6568 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 3276202 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 3276202 # Total data (bytes) -system.iobus.reqLayer0.occupancy 3916600 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027848 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027848 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6572 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6572 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 3276222 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 3276222 # Total data (bytes) +system.iobus.reqLayer0.occupancy 3918904 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) @@ -667,155 +537,155 @@ system.iobus.reqLayer16.occupancy 9000 # La system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 424364988 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 425268102 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 1064000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 460167000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 53080252 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 53403752 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 1642000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 1643000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 85602749 # Number of BP lookups -system.cpu.branchPred.condPredicted 85602749 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 882967 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 79146839 # Number of BTB lookups -system.cpu.branchPred.BTBHits 77528417 # Number of BTB hits +system.cpu.branchPred.lookups 85606951 # Number of BP lookups +system.cpu.branchPred.condPredicted 85606951 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 878900 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 79252981 # Number of BTB lookups +system.cpu.branchPred.BTBHits 77536604 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 97.955165 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1444593 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 180696 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 97.834306 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1442152 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 179942 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks -system.cpu.numCycles 453810576 # number of cpu cycles simulated +system.cpu.numCycles 453123649 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 25587128 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 422793434 # Number of instructions fetch has processed -system.cpu.fetch.Branches 85602749 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 78973010 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 162653475 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3995125 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 108453 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 71359520 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 43835 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 87857 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 286 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8489508 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 384110 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 2391 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 262908725 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 3.175877 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.411274 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 25513299 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 422793316 # Number of instructions fetch has processed +system.cpu.fetch.Branches 85606951 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 78978756 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 162666775 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3977899 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 109317 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 70887668 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 43514 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 89257 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 186 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 8479758 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 384207 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 2414 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 262364646 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.182537 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.411732 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 100670178 38.29% 38.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1530444 0.58% 38.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 71820335 27.32% 66.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 896426 0.34% 66.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 1566584 0.60% 67.13% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 2396730 0.91% 68.04% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1019321 0.39% 68.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1330214 0.51% 68.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 81678493 31.07% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 100112047 38.16% 38.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1537808 0.59% 38.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 71834602 27.38% 66.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 894624 0.34% 66.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 1560586 0.59% 67.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 2393199 0.91% 67.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1018516 0.39% 68.36% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1331320 0.51% 68.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 81681944 31.13% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 262908725 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.188631 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.931652 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29469022 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 68533895 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 158500921 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 3336716 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3068171 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 832628882 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 1005 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3068171 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 32166033 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 43333689 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 12473461 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 158788115 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 13079256 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 829706187 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 21464 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 6056720 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 5143219 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 991368832 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1800529447 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1106981108 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 114 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 963921381 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 27447449 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 454679 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 459073 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 29562257 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 16738170 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 9831898 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1099509 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 931888 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 824922108 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1185282 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 820965230 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 150616 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 19266581 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 29327510 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 130776 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 262908725 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 3.122625 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.401229 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 262364646 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.188926 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.933064 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 29407134 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 68048451 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 158512522 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 3341909 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3054630 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 832669874 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 887 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3054630 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 32105381 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 42832622 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 12466754 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 158806940 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 13098319 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 829768905 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 20738 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 6073581 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 5148249 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 991466417 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1800660067 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1107048961 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 106 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 964157062 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 27309353 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 454429 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 460129 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 29597584 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 16731616 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 9822119 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1090956 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 912656 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 824999655 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1185445 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 821065367 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 147374 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 19153823 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 29264539 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 130709 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 262364646 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 3.129482 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.399412 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 76541753 29.11% 29.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 15760378 5.99% 35.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 10546081 4.01% 39.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 7369618 2.80% 41.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 75729447 28.80% 70.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 3748882 1.43% 72.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 72293205 27.50% 99.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 772480 0.29% 99.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 146881 0.06% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 75980319 28.96% 28.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 15750588 6.00% 34.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 10556494 4.02% 38.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 7365908 2.81% 41.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 75746368 28.87% 70.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 3736962 1.42% 72.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 72307682 27.56% 99.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 774907 0.30% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 145418 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 262908725 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 262364646 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 349560 33.18% 33.18% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 241 0.02% 33.20% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 1967 0.19% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.39% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 548780 52.08% 85.47% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 153094 14.53% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 352804 33.38% 33.38% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 241 0.02% 33.40% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 895 0.08% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.49% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 548620 51.91% 85.40% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 154313 14.60% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 307236 0.04% 0.04% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 793474466 96.65% 96.69% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 149866 0.02% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 124488 0.02% 96.72% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 307554 0.04% 0.04% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 793584898 96.65% 96.69% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 150109 0.02% 96.71% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 124066 0.02% 96.72% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.72% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.72% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.72% # Type of FU issued @@ -842,297 +712,297 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.72% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.72% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.72% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.72% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 17682042 2.15% 98.88% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 9227132 1.12% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 17676623 2.15% 98.88% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 9222117 1.12% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 820965230 # Type of FU issued -system.cpu.iq.rate 1.809048 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1053642 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.001283 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1906151693 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 845384400 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 817050943 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 198 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 210 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 54 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 821711543 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 93 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1694469 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 821065367 # Type of FU issued +system.cpu.iq.rate 1.812012 # Inst issue rate +system.cpu.iq.fu_busy_cnt 1056873 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.001287 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1905808819 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 845349453 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 817155578 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 173 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 180 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 48 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 821814606 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 80 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1693534 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 2748093 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 19141 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 11819 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1409863 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 2731831 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 17734 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 12108 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1395931 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 1931395 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 11998 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 1932011 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 12232 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3068171 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 31463417 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 2151711 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 826107390 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 248376 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 16738170 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 9831898 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 690155 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1620159 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 12279 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 11819 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 498534 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 508074 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1006608 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 819554351 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 17378079 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1410878 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3054630 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 30960729 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2157350 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 826185100 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 241589 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 16731616 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 9822119 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 690497 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1620390 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 12858 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 12108 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 495281 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 506440 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1001721 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 819661058 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 17373288 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1404308 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 26421028 # number of memory reference insts executed -system.cpu.iew.exec_branches 83090233 # Number of branches executed -system.cpu.iew.exec_stores 9042949 # Number of stores executed -system.cpu.iew.exec_rate 1.805939 # Inst execution rate -system.cpu.iew.wb_sent 819150966 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 817050997 # cumulative count of insts written-back -system.cpu.iew.wb_producers 638575855 # num instructions producing a value -system.cpu.iew.wb_consumers 1043882621 # num instructions consuming a value +system.cpu.iew.exec_refs 26412112 # number of memory reference insts executed +system.cpu.iew.exec_branches 83101028 # Number of branches executed +system.cpu.iew.exec_stores 9038824 # Number of stores executed +system.cpu.iew.exec_rate 1.808913 # Inst execution rate +system.cpu.iew.wb_sent 819257147 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 817155626 # cumulative count of insts written-back +system.cpu.iew.wb_producers 638657480 # num instructions producing a value +system.cpu.iew.wb_consumers 1044041746 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.800423 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.611731 # average fanout of values written-back +system.cpu.iew.wb_rate 1.803383 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.611716 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 19994665 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1054506 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 892807 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 259840554 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 3.101913 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.863847 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 19877862 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1054736 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 888910 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 259310016 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 3.109013 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.863250 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 88304488 33.98% 33.98% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 11858711 4.56% 38.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3833949 1.48% 40.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 74748511 28.77% 68.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 2384583 0.92% 69.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1475819 0.57% 70.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 859128 0.33% 70.61% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 70844564 27.26% 97.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5530801 2.13% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 87730314 33.83% 33.83% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 11862694 4.57% 38.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3835821 1.48% 39.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 74768182 28.83% 68.72% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 2381229 0.92% 69.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1479438 0.57% 70.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 861979 0.33% 70.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 70857593 27.33% 97.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5532766 2.13% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 259840554 # Number of insts commited each cycle -system.cpu.commit.committedInsts 407751929 # Number of instructions committed -system.cpu.commit.committedOps 806002693 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 259310016 # Number of insts commited each cycle +system.cpu.commit.committedInsts 407854776 # Number of instructions committed +system.cpu.commit.committedOps 806198141 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 22412111 # Number of memory references committed -system.cpu.commit.loads 13990076 # Number of loads committed -system.cpu.commit.membars 474663 # Number of memory barriers committed -system.cpu.commit.branches 82157264 # Number of branches committed +system.cpu.commit.refs 22425972 # Number of memory references committed +system.cpu.commit.loads 13999784 # Number of loads committed +system.cpu.commit.membars 474669 # Number of memory barriers committed +system.cpu.commit.branches 82177261 # Number of branches committed system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu.commit.int_insts 734852381 # Number of committed integer instructions. -system.cpu.commit.function_calls 1155163 # Number of function calls committed. -system.cpu.commit.bw_lim_events 5530801 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 735033306 # Number of committed integer instructions. +system.cpu.commit.function_calls 1155486 # Number of function calls committed. +system.cpu.commit.bw_lim_events 5532766 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1080228878 # The number of ROB reads -system.cpu.rob.rob_writes 1655077473 # The number of ROB writes -system.cpu.timesIdled 1260592 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 190901851 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 9814061063 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 407751929 # Number of Instructions Simulated -system.cpu.committedOps 806002693 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 407751929 # Number of Instructions Simulated -system.cpu.cpi 1.112958 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.112958 # CPI: Total CPI of All Threads -system.cpu.ipc 0.898507 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.898507 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1088763208 # number of integer regfile reads -system.cpu.int_regfile_writes 653821136 # number of integer regfile writes -system.cpu.fp_regfile_reads 54 # number of floating regfile reads -system.cpu.cc_regfile_reads 415622850 # number of cc regfile reads -system.cpu.cc_regfile_writes 321492626 # number of cc regfile writes -system.cpu.misc_regfile_reads 264082516 # number of misc regfile reads -system.cpu.misc_regfile_writes 402300 # number of misc regfile writes -system.cpu.toL2Bus.throughput 53661983 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 3016761 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 3016231 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 13762 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 13762 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1581663 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2241 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2241 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 334732 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 288041 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 6 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916491 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6123200 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 19443 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 154439 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8213573 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61324288 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207594695 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 616960 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5463872 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 274999815 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 274973191 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 523840 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 4039348922 # Layer occupancy (ticks) +system.cpu.rob.rob_reads 1079774887 # The number of ROB reads +system.cpu.rob.rob_writes 1655221365 # The number of ROB writes +system.cpu.timesIdled 1257777 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 190759003 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 9822826051 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 407854776 # Number of Instructions Simulated +system.cpu.committedOps 806198141 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 407854776 # Number of Instructions Simulated +system.cpu.cpi 1.110993 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.110993 # CPI: Total CPI of All Threads +system.cpu.ipc 0.900096 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.900096 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1088904390 # number of integer regfile reads +system.cpu.int_regfile_writes 653903158 # number of integer regfile writes +system.cpu.fp_regfile_reads 48 # number of floating regfile reads +system.cpu.cc_regfile_reads 415697548 # number of cc regfile reads +system.cpu.cc_regfile_writes 321557341 # number of cc regfile writes +system.cpu.misc_regfile_reads 264102486 # number of misc regfile reads +system.cpu.misc_regfile_writes 402568 # number of misc regfile writes +system.cpu.toL2Bus.throughput 53587278 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 3014875 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 3014340 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 13764 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 13764 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1579042 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2208 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2208 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 336648 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 289942 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 8 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1911181 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6131826 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18757 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 150026 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8211790 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61153920 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207959183 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 582080 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5191488 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 274886671 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 274861071 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 468864 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 4035423910 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 624000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 600000 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1440815600 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1436807344 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3139539816 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3142634309 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 14707994 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 14495745 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 103656142 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 103414152 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 957724 # number of replacements -system.cpu.icache.tags.tagsinuse 509.254964 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 7477774 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 958236 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 7.803687 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 147611306250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.254964 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.994639 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.994639 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 955079 # number of replacements +system.cpu.icache.tags.tagsinuse 509.954947 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 7470392 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 955591 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 7.817562 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 147668859250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.954947 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.996006 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.996006 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 215 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 196 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 95 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 242 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 175 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 9447804 # Number of tag accesses -system.cpu.icache.tags.data_accesses 9447804 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 7477774 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7477774 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7477774 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7477774 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7477774 # number of overall hits -system.cpu.icache.overall_hits::total 7477774 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1011731 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1011731 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1011731 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1011731 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1011731 # number of overall misses -system.cpu.icache.overall_misses::total 1011731 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14180716030 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14180716030 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14180716030 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14180716030 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14180716030 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14180716030 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8489505 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8489505 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8489505 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8489505 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8489505 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8489505 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.119174 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.119174 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.119174 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.119174 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.119174 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.119174 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14016.290921 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 14016.290921 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 14016.290921 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 14016.290921 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 14016.290921 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 14016.290921 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5333 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 9435405 # Number of tag accesses +system.cpu.icache.tags.data_accesses 9435405 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 7470392 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7470392 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7470392 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7470392 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7470392 # number of overall hits +system.cpu.icache.overall_hits::total 7470392 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1009362 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1009362 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1009362 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1009362 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1009362 # number of overall misses +system.cpu.icache.overall_misses::total 1009362 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14063763284 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14063763284 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14063763284 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14063763284 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14063763284 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14063763284 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 8479754 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 8479754 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 8479754 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 8479754 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 8479754 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 8479754 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.119032 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.119032 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.119032 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.119032 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.119032 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.119032 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13933.319546 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13933.319546 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13933.319546 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13933.319546 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13933.319546 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13933.319546 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 4512 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 185 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 173 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 28.827027 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 26.080925 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 53432 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 53432 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 53432 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 53432 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 53432 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 53432 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958299 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 958299 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 958299 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 958299 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 958299 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 958299 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11693776143 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11693776143 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11693776143 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11693776143 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11693776143 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11693776143 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.112880 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.112880 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.112880 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12202.638365 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12202.638365 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12202.638365 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12202.638365 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12202.638365 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12202.638365 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 53711 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 53711 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 53711 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 53711 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 53711 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 53711 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 955651 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 955651 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 955651 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 955651 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 955651 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 955651 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11613116903 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11613116903 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11613116903 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11613116903 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11613116903 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11613116903 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.112698 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.112698 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.112698 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.112698 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.112698 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.112698 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12152.048083 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12152.048083 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12152.048083 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12152.048083 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12152.048083 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12152.048083 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.itb_walker_cache.tags.replacements 8926 # number of replacements -system.cpu.itb_walker_cache.tags.tagsinuse 6.004704 # Cycle average of tags in use -system.cpu.itb_walker_cache.tags.total_refs 20407 # Total number of references to valid blocks. -system.cpu.itb_walker_cache.tags.sampled_refs 8940 # Sample count of references to valid blocks. -system.cpu.itb_walker_cache.tags.avg_refs 2.282662 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.tags.warmup_cycle 5105549292500 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.004704 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.375294 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_percent::total 0.375294 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.replacements 8788 # number of replacements +system.cpu.itb_walker_cache.tags.tagsinuse 5.050842 # Cycle average of tags in use +system.cpu.itb_walker_cache.tags.total_refs 20362 # Total number of references to valid blocks. +system.cpu.itb_walker_cache.tags.sampled_refs 8802 # Sample count of references to valid blocks. +system.cpu.itb_walker_cache.tags.avg_refs 2.313338 # Average number of references to valid blocks. +system.cpu.itb_walker_cache.tags.warmup_cycle 5105053160000 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 5.050842 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.315678 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_percent::total 0.315678 # Average percentage of cache occupancy system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id -system.cpu.itb_walker_cache.tags.tag_accesses 70243 # Number of tag accesses -system.cpu.itb_walker_cache.tags.data_accesses 70243 # Number of data accesses -system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 20415 # number of ReadReq hits -system.cpu.itb_walker_cache.ReadReq_hits::total 20415 # number of ReadReq hits +system.cpu.itb_walker_cache.tags.tag_accesses 69716 # Number of tag accesses +system.cpu.itb_walker_cache.tags.data_accesses 69716 # Number of data accesses +system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 20363 # number of ReadReq hits +system.cpu.itb_walker_cache.ReadReq_hits::total 20363 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits -system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 20417 # number of demand (read+write) hits -system.cpu.itb_walker_cache.demand_hits::total 20417 # number of demand (read+write) hits -system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 20417 # number of overall hits -system.cpu.itb_walker_cache.overall_hits::total 20417 # number of overall hits -system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 9803 # number of ReadReq misses -system.cpu.itb_walker_cache.ReadReq_misses::total 9803 # number of ReadReq misses -system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 9803 # number of demand (read+write) misses -system.cpu.itb_walker_cache.demand_misses::total 9803 # number of demand (read+write) misses -system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 9803 # number of overall misses -system.cpu.itb_walker_cache.overall_misses::total 9803 # number of overall misses -system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 109186247 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.ReadReq_miss_latency::total 109186247 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 109186247 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::total 109186247 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 109186247 # number of overall miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::total 109186247 # number of overall miss cycles -system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 30218 # number of ReadReq accesses(hits+misses) -system.cpu.itb_walker_cache.ReadReq_accesses::total 30218 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 20365 # number of demand (read+write) hits +system.cpu.itb_walker_cache.demand_hits::total 20365 # number of demand (read+write) hits +system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 20365 # number of overall hits +system.cpu.itb_walker_cache.overall_hits::total 20365 # number of overall hits +system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 9662 # number of ReadReq misses +system.cpu.itb_walker_cache.ReadReq_misses::total 9662 # number of ReadReq misses +system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 9662 # number of demand (read+write) misses +system.cpu.itb_walker_cache.demand_misses::total 9662 # number of demand (read+write) misses +system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 9662 # number of overall misses +system.cpu.itb_walker_cache.overall_misses::total 9662 # number of overall misses +system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 109674498 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.ReadReq_miss_latency::total 109674498 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 109674498 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::total 109674498 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 109674498 # number of overall miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::total 109674498 # number of overall miss cycles +system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 30025 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.ReadReq_accesses::total 30025 # number of ReadReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 30220 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.demand_accesses::total 30220 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 30220 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::total 30220 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.324409 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.324409 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.324388 # miss rate for demand accesses -system.cpu.itb_walker_cache.demand_miss_rate::total 0.324388 # miss rate for demand accesses -system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.324388 # miss rate for overall accesses -system.cpu.itb_walker_cache.overall_miss_rate::total 0.324388 # miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11138.044170 # average ReadReq miss latency -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11138.044170 # average ReadReq miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11138.044170 # average overall miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11138.044170 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11138.044170 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11138.044170 # average overall miss latency +system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 30027 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.demand_accesses::total 30027 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 30027 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::total 30027 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.321799 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.321799 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.321777 # miss rate for demand accesses +system.cpu.itb_walker_cache.demand_miss_rate::total 0.321777 # miss rate for demand accesses +system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.321777 # miss rate for overall accesses +system.cpu.itb_walker_cache.overall_miss_rate::total 0.321777 # miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11351.117574 # average ReadReq miss latency +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11351.117574 # average ReadReq miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11351.117574 # average overall miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11351.117574 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11351.117574 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11351.117574 # average overall miss latency system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1141,85 +1011,85 @@ system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.itb_walker_cache.writebacks::writebacks 1993 # number of writebacks -system.cpu.itb_walker_cache.writebacks::total 1993 # number of writebacks -system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 9803 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 9803 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 9803 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::total 9803 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 9803 # number of overall MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::total 9803 # number of overall MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 89573259 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 89573259 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 89573259 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 89573259 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 89573259 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 89573259 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.324409 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.324409 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.324388 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.324388 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.324388 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.324388 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9137.331327 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average overall mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9137.331327 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9137.331327 # average overall mshr miss latency +system.cpu.itb_walker_cache.writebacks::writebacks 1311 # number of writebacks +system.cpu.itb_walker_cache.writebacks::total 1311 # number of writebacks +system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 9662 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 9662 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 9662 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::total 9662 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 9662 # number of overall MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::total 9662 # number of overall MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 90345008 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 90345008 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 90345008 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 90345008 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 90345008 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 90345008 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.321799 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.321799 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.321777 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.321777 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.321777 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.321777 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9350.549369 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9350.549369 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9350.549369 # average overall mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9350.549369 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9350.549369 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9350.549369 # average overall mshr miss latency system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dtb_walker_cache.tags.replacements 68011 # number of replacements -system.cpu.dtb_walker_cache.tags.tagsinuse 14.842846 # Cycle average of tags in use -system.cpu.dtb_walker_cache.tags.total_refs 91726 # Total number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.sampled_refs 68027 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.tags.avg_refs 1.348376 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.warmup_cycle 4994240386000 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 14.842846 # Average occupied blocks per requestor -system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.927678 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_percent::total 0.927678 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.replacements 67950 # number of replacements +system.cpu.dtb_walker_cache.tags.tagsinuse 13.831671 # Cycle average of tags in use +system.cpu.dtb_walker_cache.tags.total_refs 92323 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.sampled_refs 67966 # Sample count of references to valid blocks. +system.cpu.dtb_walker_cache.tags.avg_refs 1.358370 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.warmup_cycle 5101646178000 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 13.831671 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.864479 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_percent::total 0.864479 # Average percentage of cache occupancy system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 16 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 7 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dtb_walker_cache.tags.tag_accesses 390650 # Number of tag accesses -system.cpu.dtb_walker_cache.tags.data_accesses 390650 # Number of data accesses -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 91726 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 91726 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 91726 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 91726 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 91726 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 91726 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 69066 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 69066 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 69066 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 69066 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 69066 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 69066 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 860977213 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 860977213 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 860977213 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::total 860977213 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 860977213 # number of overall miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::total 860977213 # number of overall miss cycles -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 160792 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 160792 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 160792 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 160792 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 160792 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 160792 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.429536 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.429536 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.429536 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.429536 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.429536 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.429536 # miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12466.006617 # average ReadReq miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12466.006617 # average ReadReq miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12466.006617 # average overall miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12466.006617 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12466.006617 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12466.006617 # average overall miss latency +system.cpu.dtb_walker_cache.tags.tag_accesses 391373 # Number of tag accesses +system.cpu.dtb_walker_cache.tags.data_accesses 391373 # Number of data accesses +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 92323 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 92323 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 92323 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 92323 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 92323 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 92323 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 68909 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 68909 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 68909 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 68909 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 68909 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 68909 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 862549215 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 862549215 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 862549215 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::total 862549215 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 862549215 # number of overall miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::total 862549215 # number of overall miss cycles +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 161232 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 161232 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 161232 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 161232 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 161232 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 161232 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.427390 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.427390 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.427390 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.427390 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.427390 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.427390 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12517.221481 # average ReadReq miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12517.221481 # average ReadReq miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12517.221481 # average overall miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12517.221481 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12517.221481 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12517.221481 # average overall miss latency system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1228,153 +1098,153 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 21216 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 21216 # number of writebacks -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 69066 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 69066 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 69066 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::total 69066 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 69066 # number of overall MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::total 69066 # number of overall MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 722730929 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 722730929 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 722730929 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 722730929 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 722730929 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 722730929 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.429536 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.429536 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.429536 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10464.351910 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average overall mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10464.351910 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10464.351910 # average overall mshr miss latency +system.cpu.dtb_walker_cache.writebacks::writebacks 16529 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 16529 # number of writebacks +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 68909 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 68909 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 68909 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::total 68909 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 68909 # number of overall MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::total 68909 # number of overall MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 724629911 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 724629911 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 724629911 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 724629911 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 724629911 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 724629911 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.427390 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.427390 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.427390 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.427390 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.427390 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.427390 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10515.751368 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10515.751368 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10515.751368 # average overall mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10515.751368 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10515.751368 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10515.751368 # average overall mshr miss latency system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1656829 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.997280 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 18997986 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1657341 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11.462931 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 39724250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.997280 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999995 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 1659840 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.996448 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 18992605 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1660352 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11.438903 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 40084250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.996448 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999993 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999993 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 188 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 309 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 15 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 189 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 306 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 87846935 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 87846935 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 10898836 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 10898836 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8096443 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8096443 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 18995279 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 18995279 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 18995279 # number of overall hits -system.cpu.dcache.overall_hits::total 18995279 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2236048 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2236048 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 316058 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 316058 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2552106 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2552106 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2552106 # number of overall misses -system.cpu.dcache.overall_misses::total 2552106 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 33041447208 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 33041447208 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 12234670517 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 12234670517 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 45276117725 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 45276117725 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 45276117725 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 45276117725 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13134884 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13134884 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8412501 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8412501 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21547385 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21547385 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21547385 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21547385 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.170237 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.170237 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037570 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.037570 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.118442 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.118442 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.118442 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.118442 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14776.716425 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14776.716425 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38710.206725 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 38710.206725 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 17740.688563 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 17740.688563 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 17740.688563 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 17740.688563 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 395761 # number of cycles access was blocked +system.cpu.dcache.tags.tag_accesses 87845319 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 87845319 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 10889826 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 10889826 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8100117 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8100117 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 18989943 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 18989943 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 18989943 # number of overall hits +system.cpu.dcache.overall_hits::total 18989943 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2239768 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2239768 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 316527 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 316527 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2556295 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2556295 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2556295 # number of overall misses +system.cpu.dcache.overall_misses::total 2556295 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 32903838390 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 32903838390 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 11976667737 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 11976667737 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 44880506127 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 44880506127 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 44880506127 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 44880506127 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13129594 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13129594 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8416644 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8416644 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21546238 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21546238 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21546238 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21546238 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.170589 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.170589 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037607 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.037607 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.118642 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.118642 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.118642 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.118642 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14690.735107 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14690.735107 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37837.744448 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 37837.744448 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 17556.857142 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 17556.857142 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 17556.857142 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 17556.857142 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 388578 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 42262 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 42350 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.364465 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.175396 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1558454 # number of writebacks -system.cpu.dcache.writebacks::total 1558454 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 866560 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 866560 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25905 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 25905 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 892465 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 892465 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 892465 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 892465 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1369488 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1369488 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 290153 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 290153 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1659641 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1659641 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1659641 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1659641 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17811534705 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 17811534705 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11340798474 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11340798474 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29152333179 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29152333179 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29152333179 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29152333179 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97363398000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97363398000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2536146500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2536146500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99899544500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 99899544500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.104263 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.104263 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034491 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034491 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.077023 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.077023 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.077023 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.077023 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13005.980852 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13005.980852 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39085.580621 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39085.580621 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17565.445285 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 17565.445285 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17565.445285 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 17565.445285 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1561202 # number of writebacks +system.cpu.dcache.writebacks::total 1561202 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 869210 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 869210 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 24502 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 24502 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 893712 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 893712 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 893712 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 893712 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1370558 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1370558 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 292025 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 292025 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1662583 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1662583 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1662583 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1662583 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17741695710 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 17741695710 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11080104948 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11080104948 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28821800658 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 28821800658 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28821800658 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 28821800658 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97363380000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97363380000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2536381000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2536381000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99899761000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 99899761000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.104387 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.104387 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034696 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034696 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.077163 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.077163 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.077163 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.077163 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12944.870418 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12944.870418 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37942.316404 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37942.316404 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17335.555974 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 17335.555974 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17335.555974 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 17335.555974 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1382,150 +1252,150 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 111322 # number of replacements -system.cpu.l2cache.tags.tagsinuse 64824.350244 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3788284 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 175285 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 21.612140 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 111989 # number of replacements +system.cpu.l2cache.tags.tagsinuse 64821.159717 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3780351 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 176044 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 21.473899 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 50850.934653 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 9.783858 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.126014 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3002.561725 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 10960.943994 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.775924 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000149 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.045815 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.167251 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.989141 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 63963 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 514 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3380 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5452 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54576 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.975998 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 34635418 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 34635418 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 64096 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7642 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 942107 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1332840 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2346685 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1581663 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1581663 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 320 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 320 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 155094 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 155094 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 64096 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 7642 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 942107 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1487934 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2501779 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 64096 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 7642 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 942107 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1487934 # number of overall hits -system.cpu.l2cache.overall_hits::total 2501779 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 61 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 16085 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 35964 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 52115 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 1454 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 1454 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 132906 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 132906 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 61 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 16085 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 168870 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 185021 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 61 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 16085 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 168870 # number of overall misses -system.cpu.l2cache.overall_misses::total 185021 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 5922249 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 375500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1293203490 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2919351194 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 4218852433 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17719300 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 17719300 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9455061655 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9455061655 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 5922249 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 375500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1293203490 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12374412849 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13673914088 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 5922249 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 375500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1293203490 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12374412849 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13673914088 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 64157 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7647 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 958192 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1368804 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2398800 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1581663 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1581663 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1774 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1774 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 288000 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 288000 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 64157 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 7647 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 958192 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1656804 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2686800 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 64157 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 7647 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 958192 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1656804 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2686800 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000951 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000654 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016787 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026274 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.021725 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.819617 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.819617 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.461479 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.461479 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000951 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000654 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016787 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.101925 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.068863 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000951 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000654 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016787 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.101925 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.068863 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 97086.049180 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75100 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80398.103202 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81174.262985 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 80952.747443 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12186.588721 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12186.588721 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71140.969219 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71140.969219 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 97086.049180 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75100 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80398.103202 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73277.745301 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73904.659947 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 97086.049180 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75100 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80398.103202 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73277.745301 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73904.659947 # average overall miss latency +system.cpu.l2cache.tags.occ_blocks::writebacks 50592.226872 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 10.121398 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.097025 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2916.382816 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 11302.331606 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.771976 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000154 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000001 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.044500 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.172460 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.989092 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 64055 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 517 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3496 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6269 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53720 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.977402 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 34623360 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 34623360 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 64539 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7780 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 939362 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1333943 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2345624 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1579042 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1579042 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 315 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 315 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 156902 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 156902 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 64539 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 7780 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 939362 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1490845 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2502526 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 64539 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 7780 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 939362 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1490845 # number of overall hits +system.cpu.l2cache.overall_hits::total 2502526 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 49 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 4 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 16168 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 35908 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 52129 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1443 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1443 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133016 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133016 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 49 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 4 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 16168 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 168924 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 185145 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 49 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 4 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 16168 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 168924 # number of overall misses +system.cpu.l2cache.overall_misses::total 185145 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 4159750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 369250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1243133741 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2836550442 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 4084213183 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17687795 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 17687795 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9175416141 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9175416141 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 4159750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 369250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1243133741 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12011966583 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13259629324 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 4159750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 369250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1243133741 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12011966583 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13259629324 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 64588 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7784 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 955530 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1369851 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2397753 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1579042 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1579042 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1758 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1758 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 289918 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 289918 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 64588 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 7784 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 955530 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1659769 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2687671 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 64588 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 7784 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 955530 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1659769 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2687671 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000759 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000514 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016920 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026213 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.021741 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.820819 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.820819 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.458806 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.458806 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000759 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000514 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016920 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.101776 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.068887 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000759 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000514 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016920 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.101776 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.068887 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 84892.857143 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 92312.500000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76888.529255 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78994.943801 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 78348.197414 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12257.654193 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12257.654193 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68979.792965 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68979.792965 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 84892.857143 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 92312.500000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76888.529255 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71108.703222 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71617.539356 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 84892.857143 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 92312.500000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76888.529255 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71108.703222 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71617.539356 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1534,99 +1404,99 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 101656 # number of writebacks -system.cpu.l2cache.writebacks::total 101656 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 61 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16084 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35963 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 52113 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1454 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 1454 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 132906 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 132906 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 61 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 16084 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 168869 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 185019 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 61 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 16084 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 168869 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 185019 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 5166251 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 312500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1091253760 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2471371556 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3568104067 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 15558435 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 15558435 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7786682845 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7786682845 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 5166251 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 312500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1091253760 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10258054401 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11354786912 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 5166251 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 312500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1091253760 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10258054401 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 11354786912 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89250274500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89250274500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370476500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370476500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91620751000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91620751000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026273 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021725 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.819617 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.819617 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.461479 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.461479 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.101925 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.068862 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.101925 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.068862 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67847.162397 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68719.838612 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68468.598373 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10700.436726 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10700.436726 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58587.895543 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58587.895543 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67847.162397 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60745.633604 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61370.923592 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67847.162397 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60745.633604 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61370.923592 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 102223 # number of writebacks +system.cpu.l2cache.writebacks::total 102223 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 2 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 4 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 49 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 4 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16166 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35906 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 52125 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1443 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1443 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133016 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133016 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 49 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 4 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 16166 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 168922 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 185141 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 49 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 4 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 16166 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 168922 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 185141 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3552250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 319250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1040184259 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2389977554 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3434033313 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 15330925 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 15330925 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7506177359 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7506177359 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3552250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 319250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1040184259 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9896154913 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 10940210672 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3552250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 319250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1040184259 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9896154913 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 10940210672 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89250256000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89250256000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370696500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370696500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91620952500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91620952500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000759 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000514 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016918 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026212 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021739 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.820819 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.820819 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.458806 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.458806 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000759 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000514 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016918 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.101774 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.068885 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000759 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000514 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016918 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.101774 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.068885 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 72494.897959 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 79812.500000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64343.947730 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66562.066340 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 65880.735022 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10624.341649 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10624.341649 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56430.635104 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56430.635104 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 72494.897959 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 79812.500000 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64343.947730 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58584.168510 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59091.236798 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 72494.897959 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 79812.500000 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64343.947730 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58584.168510 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59091.236798 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt index 269726e62..cc51e20ce 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt @@ -4,11 +4,11 @@ sim_seconds 5.304497 # Nu sim_ticks 5304496750000 # Number of ticks simulated final_tick 5304496750000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 125034 # Simulator instruction rate (inst/s) -host_op_rate 239740 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 6206530470 # Simulator tick rate (ticks/s) -host_mem_usage 832476 # Number of bytes of host memory used -host_seconds 854.66 # Real time elapsed on the host +host_inst_rate 156851 # Simulator instruction rate (inst/s) +host_op_rate 300747 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 7785889362 # Simulator tick rate (ticks/s) +host_mem_usage 816820 # Number of bytes of host memory used +host_seconds 681.30 # Real time elapsed on the host sim_insts 106862058 # Number of instructions simulated sim_ops 204897478 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -199,6 +199,38 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.totQLat 0 # Total ticks spent queuing system.physmem.totMemAccLat 0 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 0 # Total ticks spent in databus transfers diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt index c3991f43e..b144561d0 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt @@ -1,161 +1,161 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.137456 # Number of seconds simulated -sim_ticks 5137456264000 # Number of ticks simulated -final_tick 5137456264000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.139775 # Number of seconds simulated +sim_ticks 5139775442500 # Number of ticks simulated +final_tick 5139775442500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 293296 # Simulator instruction rate (inst/s) -host_op_rate 582999 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 6174974039 # Simulator tick rate (ticks/s) -host_mem_usage 983548 # Number of bytes of host memory used -host_seconds 831.98 # Real time elapsed on the host -sim_insts 244016231 # Number of instructions simulated -sim_ops 485043652 # Number of ops (including micro ops) simulated +host_inst_rate 241106 # Simulator instruction rate (inst/s) +host_op_rate 479260 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 5080243819 # Simulator tick rate (ticks/s) +host_mem_usage 990760 # Number of bytes of host memory used +host_seconds 1011.72 # Real time elapsed on the host +sim_insts 243931071 # Number of instructions simulated +sim_ops 484875903 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::pc.south_bridge.ide 2422400 # Number of bytes read from this memory +system.physmem.bytes_read::pc.south_bridge.ide 2452480 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 256 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 383808 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 5693376 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 137536 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 1729152 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.dtb.walker 2176 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 439552 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 5834944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 98048 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 1717440 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.dtb.walker 1664 # Number of bytes read from this memory system.physmem.bytes_read::cpu2.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 448384 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 2947264 # Number of bytes read from this memory -system.physmem.bytes_read::total 13764480 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 383808 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 137536 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 448384 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 969728 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9086592 # Number of bytes written to this memory -system.physmem.bytes_written::total 9086592 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 37850 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu2.inst 432064 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 2820032 # Number of bytes read from this memory +system.physmem.bytes_read::total 13796608 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 439552 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 98048 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 432064 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 969664 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 9118784 # Number of bytes written to this memory +system.physmem.bytes_written::total 9118784 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 38320 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 4 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 5997 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 88959 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 2149 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 27018 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.dtb.walker 34 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 6868 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 91171 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 1532 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 26835 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.dtb.walker 26 # Number of read requests responded to by this memory system.physmem.num_reads::cpu2.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 7006 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 46051 # Number of read requests responded to by this memory -system.physmem.num_reads::total 215070 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 141978 # Number of write requests responded to by this memory -system.physmem.num_writes::total 141978 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 471517 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu2.inst 6751 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 44063 # Number of read requests responded to by this memory +system.physmem.num_reads::total 215572 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 142481 # Number of write requests responded to by this memory +system.physmem.num_writes::total 142481 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 477157 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 74708 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1108209 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 26771 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 336577 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.dtb.walker 424 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 85520 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1135253 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 19076 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 334147 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.dtb.walker 324 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu2.itb.walker 25 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 87277 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 573682 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2679240 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 74708 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 26771 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 87277 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 188756 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1768695 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1768695 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1768695 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 471517 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 84063 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 548668 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2684282 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 85520 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 19076 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 84063 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 188659 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1774160 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1774160 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1774160 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 477157 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 74708 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 1108209 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 26771 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 336577 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.dtb.walker 424 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 85520 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 1135253 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 19076 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 334147 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.dtb.walker 324 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu2.itb.walker 25 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 87277 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 573682 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4447935 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 102292 # Number of read requests accepted -system.physmem.writeReqs 78374 # Number of write requests accepted -system.physmem.readBursts 102292 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 78374 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 6544384 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 2304 # Total number of bytes read from write queue -system.physmem.bytesWritten 5015936 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 6546688 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 5015936 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 36 # Number of DRAM read bursts serviced by the write queue +system.physmem.bw_total::cpu2.inst 84063 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 548668 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4458442 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 98736 # Number of read requests accepted +system.physmem.writeReqs 74818 # Number of write requests accepted +system.physmem.readBursts 98736 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 74818 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 6312704 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6400 # Total number of bytes read from write queue +system.physmem.bytesWritten 4788352 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 6319104 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 4788352 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 100 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 862 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 6805 # Per bank write bursts -system.physmem.perBankRdBursts::1 7244 # Per bank write bursts -system.physmem.perBankRdBursts::2 6375 # Per bank write bursts -system.physmem.perBankRdBursts::3 6857 # Per bank write bursts -system.physmem.perBankRdBursts::4 6927 # Per bank write bursts -system.physmem.perBankRdBursts::5 6780 # Per bank write bursts -system.physmem.perBankRdBursts::6 5925 # Per bank write bursts -system.physmem.perBankRdBursts::7 6310 # Per bank write bursts -system.physmem.perBankRdBursts::8 5868 # Per bank write bursts -system.physmem.perBankRdBursts::9 5795 # Per bank write bursts -system.physmem.perBankRdBursts::10 5783 # Per bank write bursts -system.physmem.perBankRdBursts::11 6231 # Per bank write bursts -system.physmem.perBankRdBursts::12 6160 # Per bank write bursts -system.physmem.perBankRdBursts::13 6316 # Per bank write bursts -system.physmem.perBankRdBursts::14 6211 # Per bank write bursts -system.physmem.perBankRdBursts::15 6669 # Per bank write bursts -system.physmem.perBankWrBursts::0 5462 # Per bank write bursts -system.physmem.perBankWrBursts::1 5811 # Per bank write bursts -system.physmem.perBankWrBursts::2 4880 # Per bank write bursts -system.physmem.perBankWrBursts::3 5445 # Per bank write bursts -system.physmem.perBankWrBursts::4 5542 # Per bank write bursts -system.physmem.perBankWrBursts::5 5461 # Per bank write bursts -system.physmem.perBankWrBursts::6 4520 # Per bank write bursts -system.physmem.perBankWrBursts::7 4685 # Per bank write bursts -system.physmem.perBankWrBursts::8 4152 # Per bank write bursts -system.physmem.perBankWrBursts::9 4422 # Per bank write bursts -system.physmem.perBankWrBursts::10 4208 # Per bank write bursts -system.physmem.perBankWrBursts::11 4507 # Per bank write bursts -system.physmem.perBankWrBursts::12 4889 # Per bank write bursts -system.physmem.perBankWrBursts::13 4664 # Per bank write bursts -system.physmem.perBankWrBursts::14 4834 # Per bank write bursts -system.physmem.perBankWrBursts::15 4892 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 734 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 6153 # Per bank write bursts +system.physmem.perBankRdBursts::1 6286 # Per bank write bursts +system.physmem.perBankRdBursts::2 6219 # Per bank write bursts +system.physmem.perBankRdBursts::3 6279 # Per bank write bursts +system.physmem.perBankRdBursts::4 6331 # Per bank write bursts +system.physmem.perBankRdBursts::5 6377 # Per bank write bursts +system.physmem.perBankRdBursts::6 5798 # Per bank write bursts +system.physmem.perBankRdBursts::7 6202 # Per bank write bursts +system.physmem.perBankRdBursts::8 5707 # Per bank write bursts +system.physmem.perBankRdBursts::9 6391 # Per bank write bursts +system.physmem.perBankRdBursts::10 5673 # Per bank write bursts +system.physmem.perBankRdBursts::11 6223 # Per bank write bursts +system.physmem.perBankRdBursts::12 6101 # Per bank write bursts +system.physmem.perBankRdBursts::13 6086 # Per bank write bursts +system.physmem.perBankRdBursts::14 6643 # Per bank write bursts +system.physmem.perBankRdBursts::15 6167 # Per bank write bursts +system.physmem.perBankWrBursts::0 4924 # Per bank write bursts +system.physmem.perBankWrBursts::1 4781 # Per bank write bursts +system.physmem.perBankWrBursts::2 4796 # Per bank write bursts +system.physmem.perBankWrBursts::3 4885 # Per bank write bursts +system.physmem.perBankWrBursts::4 4841 # Per bank write bursts +system.physmem.perBankWrBursts::5 4959 # Per bank write bursts +system.physmem.perBankWrBursts::6 4374 # Per bank write bursts +system.physmem.perBankWrBursts::7 4731 # Per bank write bursts +system.physmem.perBankWrBursts::8 4283 # Per bank write bursts +system.physmem.perBankWrBursts::9 4855 # Per bank write bursts +system.physmem.perBankWrBursts::10 4375 # Per bank write bursts +system.physmem.perBankWrBursts::11 4455 # Per bank write bursts +system.physmem.perBankWrBursts::12 4488 # Per bank write bursts +system.physmem.perBankWrBursts::13 4484 # Per bank write bursts +system.physmem.perBankWrBursts::14 5021 # Per bank write bursts +system.physmem.perBankWrBursts::15 4566 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 5 # Number of times write queue was full causing retry -system.physmem.totGap 5136272146500 # Total gap between requests +system.physmem.numWrRetry 4 # Number of times write queue was full causing retry +system.physmem.totGap 5135962999500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 102292 # Read request sizes (log2) +system.physmem.readPktSize::6 98736 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 78374 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 79930 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 8799 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 3355 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1482 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1139 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1118 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 809 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 828 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 776 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 583 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 457 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 398 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 373 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 356 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 333 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 313 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 307 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 303 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 296 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 282 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 17 # What read queue length does an incoming req see +system.physmem.writePktSize::6 74818 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 76556 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4428 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 2029 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1295 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1291 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2072 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1756 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1697 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1521 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1005 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 865 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 756 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 662 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 578 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 432 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 398 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 380 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 350 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 340 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 203 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 21 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -165,556 +165,474 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3289 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3317 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3333 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3348 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3412 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3502 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3527 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3740 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 3713 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 3732 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 3757 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4015 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 3738 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 3805 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 3899 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3928 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 3326 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 3289 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 3258 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 3232 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 3241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 189 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 24 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 19 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 18 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 11 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 37207 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 310.623700 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 146.064630 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 1005.971949 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-67 16908 45.44% 45.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-131 5765 15.49% 60.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-195 3845 10.33% 71.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-259 2398 6.45% 77.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-323 1477 3.97% 81.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-387 1206 3.24% 84.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-451 882 2.37% 87.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-515 634 1.70% 89.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-579 564 1.52% 90.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-643 479 1.29% 91.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-707 331 0.89% 92.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-771 285 0.77% 93.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-835 209 0.56% 94.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-899 204 0.55% 94.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-963 197 0.53% 95.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1027 303 0.81% 95.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1091 153 0.41% 96.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1155 117 0.31% 96.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1219 75 0.20% 96.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1283 61 0.16% 97.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1347 106 0.28% 97.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1411 199 0.53% 97.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1475 97 0.26% 98.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1539 87 0.23% 98.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1603 45 0.12% 98.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1667 43 0.12% 98.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1731 26 0.07% 98.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1795 28 0.08% 98.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1859 16 0.04% 98.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1923 12 0.03% 98.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-1987 10 0.03% 98.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2051 10 0.03% 98.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2115 17 0.05% 98.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2179 7 0.02% 98.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2243 10 0.03% 98.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2307 3 0.01% 98.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2371 3 0.01% 98.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2435 7 0.02% 98.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2499 3 0.01% 98.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2563 7 0.02% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2627 1 0.00% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2691 9 0.02% 99.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2755 4 0.01% 99.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2819 6 0.02% 99.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2883 6 0.02% 99.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-2947 2 0.01% 99.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3011 2 0.01% 99.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3075 13 0.03% 99.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3139 4 0.01% 99.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3203 1 0.00% 99.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3267 2 0.01% 99.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3331 3 0.01% 99.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3395 4 0.01% 99.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3459 4 0.01% 99.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3523 2 0.01% 99.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3587 3 0.01% 99.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3651 7 0.02% 99.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3715 2 0.01% 99.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3779 3 0.01% 99.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3843 2 0.01% 99.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3907 24 0.06% 99.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4035 2 0.01% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4099 10 0.03% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4163 4 0.01% 99.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4291 25 0.07% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4355 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4483 2 0.01% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4547 1 0.00% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4611 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4675 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4739 1 0.00% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5059 1 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5123 3 0.01% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5187 2 0.01% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5251 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5315 1 0.00% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5379 2 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5507 23 0.06% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5635 1 0.00% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5763 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5827 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-5955 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016-6019 1 0.00% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6083 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6275 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6403 1 0.00% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6467 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6531 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6595 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6723 1 0.00% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6851 2 0.01% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7043 5 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7107 1 0.00% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7171 6 0.02% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7363 1 0.00% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7555 1 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7619 1 0.00% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7683 2 0.01% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7747 1 0.00% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7875 2 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7939 1 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8067 3 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8195 4 0.01% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8384-8387 2 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8640-8643 2 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8771 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-8963 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9088-9091 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9219 4 0.01% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9408-9411 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9536-9539 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9600-9603 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9728-9731 1 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9792-9795 1 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10048-10051 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10176-10179 2 0.01% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10496-10499 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10560-10563 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10755 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11011 1 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11136-11139 2 0.01% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11267 2 0.01% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11523 2 0.01% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11648-11651 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11712-11715 2 0.01% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11840-11843 1 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11968-11971 1 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12035 1 0.00% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12224-12227 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12291 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12547 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12672-12675 1 0.00% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12736-12739 2 0.01% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12803 1 0.00% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12928-12931 1 0.00% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13059 1 0.00% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13120-13123 1 0.00% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13248-13251 1 0.00% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13440-13443 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13504-13507 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13571 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13696-13699 1 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13888-13891 2 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14144-14147 1 0.00% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14272-14275 1 0.00% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14339 1 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14400-14403 1 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14595 1 0.00% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14656-14659 1 0.00% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14720-14723 1 0.00% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14784-14787 2 0.01% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14912-14915 4 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-14979 2 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15040-15043 3 0.01% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15107 1 0.00% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15168-15171 2 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15232-15235 3 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15296-15299 5 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15363 8 0.02% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15488-15491 1 0.00% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15552-15555 1 0.00% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15680-15683 1 0.00% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15808-15811 2 0.01% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16064-16067 1 0.00% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16131 2 0.01% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16192-16195 3 0.01% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16256-16259 11 0.03% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16320-16323 14 0.04% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16387 22 0.06% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 37207 # Bytes accessed per row activation -system.physmem.totQLat 2596442750 # Total ticks spent queuing -system.physmem.totMemAccLat 4566061500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 511280000 # Total ticks spent in databus transfers -system.physmem.totBankLat 1458338750 # Total ticks spent accessing banks -system.physmem.avgQLat 25391.59 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 14261.64 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 110 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 67 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 65 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 61 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 58 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 57 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 54 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 54 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 53 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 53 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 53 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 52 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 52 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 52 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 53 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1029 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1079 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1337 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3068 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 3199 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 3215 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 3295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 3317 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 3341 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 4472 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 3777 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 3885 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4146 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4212 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4224 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1095 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1013 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 996 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 896 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 877 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 856 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 814 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 759 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 656 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 558 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 491 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 418 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 123 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 95 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 57 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 43 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 31 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 20 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 11 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 8 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 22863 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 371.369637 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 216.870030 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 366.414967 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 7224 31.60% 31.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 5292 23.15% 54.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 2324 10.16% 64.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1423 6.22% 71.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 882 3.86% 74.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 607 2.65% 77.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 442 1.93% 79.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 389 1.70% 81.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 4280 18.72% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 22863 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4109 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 24.004867 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 117.614100 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-255 4100 99.78% 99.78% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::256-511 6 0.15% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-767 1 0.02% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2560-2815 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::6656-6911 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 4109 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4109 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 18.208323 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.187975 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 6.583219 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::0-1 44 1.07% 1.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::2-3 6 0.15% 1.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4-5 4 0.10% 1.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::6-7 4 0.10% 1.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::8-9 2 0.05% 1.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::14-15 4 0.10% 1.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 2755 67.05% 68.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 853 20.76% 89.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 55 1.34% 90.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 41 1.00% 91.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 36 0.88% 92.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 45 1.10% 93.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 25 0.61% 94.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 36 0.88% 95.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 20 0.49% 95.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 26 0.63% 96.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 28 0.68% 96.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38-39 10 0.24% 97.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 24 0.58% 97.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 13 0.32% 98.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 21 0.51% 98.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46-47 18 0.44% 99.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-49 6 0.15% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50-51 4 0.10% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-53 10 0.24% 99.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-57 1 0.02% 99.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58-59 2 0.05% 99.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-61 1 0.02% 99.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::62-63 4 0.10% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-65 9 0.22% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-69 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-77 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4109 # Writes before turning the bus around for reads +system.physmem.totQLat 2553947750 # Total ticks spent queuing +system.physmem.totMemAccLat 4444375250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 493180000 # Total ticks spent in databus transfers +system.physmem.totBankLat 1397247500 # Total ticks spent accessing banks +system.physmem.avgQLat 25892.65 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 14165.70 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44653.24 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.27 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.98 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.27 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.98 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 45058.35 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.23 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 0.93 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.23 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 0.93 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.02 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.11 # Average write queue length when enqueuing -system.physmem.readRowHits 86197 # Number of row buffer hits during reads -system.physmem.writeRowHits 57226 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.30 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 73.02 # Row buffer hit rate for writes -system.physmem.avgGap 28429655.53 # Average gap between requests -system.physmem.pageHitRate 79.40 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 0.13 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 6440814 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 424797 # Transaction distribution -system.membus.trans_dist::ReadResp 424797 # Transaction distribution -system.membus.trans_dist::WriteReq 7056 # Transaction distribution -system.membus.trans_dist::WriteResp 7056 # Transaction distribution -system.membus.trans_dist::Writeback 78374 # Transaction distribution -system.membus.trans_dist::UpgradeReq 877 # Transaction distribution -system.membus.trans_dist::UpgradeResp 877 # Transaction distribution -system.membus.trans_dist::ReadExReq 80570 # Transaction distribution -system.membus.trans_dist::ReadExResp 80570 # Transaction distribution -system.membus.trans_dist::MessageReq 957 # Transaction distribution -system.membus.trans_dist::MessageResp 957 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 1914 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 1914 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 312158 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 497710 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 221000 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 1030868 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 68894 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 68894 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1101676 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 3828 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 3828 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 160435 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 995417 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 8741760 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 9897612 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2820864 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 2820864 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 12722304 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 32756791 # Total data (bytes) -system.membus.snoop_data_through_bus 332608 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 164980499 # Layer occupancy (ticks) +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 10.06 # Average write queue length when enqueuing +system.physmem.readRowHits 80976 # Number of row buffer hits during reads +system.physmem.writeRowHits 55952 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.10 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.78 # Row buffer hit rate for writes +system.physmem.avgGap 29592881.75 # Average gap between requests +system.physmem.pageHitRate 78.94 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.12 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 6444852 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 422305 # Transaction distribution +system.membus.trans_dist::ReadResp 422303 # Transaction distribution +system.membus.trans_dist::WriteReq 6370 # Transaction distribution +system.membus.trans_dist::WriteResp 6370 # Transaction distribution +system.membus.trans_dist::Writeback 74818 # Transaction distribution +system.membus.trans_dist::UpgradeReq 747 # Transaction distribution +system.membus.trans_dist::UpgradeResp 747 # Transaction distribution +system.membus.trans_dist::ReadExReq 78043 # Transaction distribution +system.membus.trans_dist::ReadExResp 78043 # Transaction distribution +system.membus.trans_dist::MessageReq 885 # Transaction distribution +system.membus.trans_dist::MessageResp 885 # Transaction distribution +system.membus.trans_dist::BadAddressError 2 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 1770 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 1770 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 309432 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 497538 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 212160 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 4 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 1019134 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 66106 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 66106 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1087010 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 3540 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 3540 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 158682 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 995073 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 8391680 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 9545435 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2715776 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 2715776 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 12264751 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 32837413 # Total data (bytes) +system.membus.snoop_data_through_bus 287680 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 162853500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 315323500 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 315156500 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 1914000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 1770000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 859913497 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 821391499 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 957000 # Layer occupancy (ticks) +system.membus.reqLayer4.occupancy 2500 # Layer occupancy (ticks) +system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) +system.membus.respLayer0.occupancy 885000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 1658568572 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 1625485201 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer4.occupancy 223775499 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 213559749 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 103968 # number of replacements -system.l2c.tags.tagsinuse 64819.095791 # Cycle average of tags in use -system.l2c.tags.total_refs 3669692 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 168243 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 21.811855 # Average number of references to valid blocks. +system.l2c.tags.replacements 104632 # number of replacements +system.l2c.tags.tagsinuse 64756.494280 # Cycle average of tags in use +system.l2c.tags.total_refs 3664896 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 168700 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 21.724339 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 51211.809516 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.121912 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 1304.363790 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 4492.907273 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 251.742289 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 1518.622796 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.dtb.walker 11.780510 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.itb.walker 0.958868 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 1352.233300 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 4674.555536 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.781430 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 51511.220399 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.131167 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 1228.361726 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 4265.224240 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 282.161159 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 1465.784470 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.dtb.walker 10.322385 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.itb.walker 0.042344 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 1365.490726 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 4627.755664 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.785999 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.019903 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.068556 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.003841 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.023172 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000180 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.itb.walker 0.000015 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.020633 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.data 0.071328 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.989061 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 64275 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 3733 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 7385 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 52859 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.980759 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 33713228 # Number of tag accesses -system.l2c.tags.data_accesses 33713228 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 21716 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 11486 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 326601 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 505560 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 10498 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5651 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 148959 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 223967 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.dtb.walker 55385 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.itb.walker 11312 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 366888 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 576803 # number of ReadReq hits -system.l2c.ReadReq_hits::total 2264826 # number of ReadReq hits +system.l2c.tags.occ_percent::cpu0.inst 0.018743 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.065082 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.004305 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.022366 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000158 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.itb.walker 0.000001 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.020836 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.data 0.070614 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.988106 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 64068 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 252 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2732 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 7219 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 53790 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.977600 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 33688290 # Number of tag accesses +system.l2c.tags.data_accesses 33688290 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 22061 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 11615 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 344470 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 519863 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 10165 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 5243 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 139799 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 221175 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.dtb.walker 54188 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.itb.walker 10719 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 354261 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 566062 # number of ReadReq hits +system.l2c.ReadReq_hits::total 2259621 # number of ReadReq hits system.l2c.WriteReq_hits::cpu0.itb.walker 2 # number of WriteReq hits system.l2c.WriteReq_hits::total 2 # number of WriteReq hits -system.l2c.Writeback_hits::writebacks 1544272 # number of Writeback hits -system.l2c.Writeback_hits::total 1544272 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 123 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 38 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 95 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 256 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 65648 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 35064 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 65209 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 165921 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 21716 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 11488 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 326601 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 571208 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 10498 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5651 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 148959 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 259031 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.dtb.walker 55385 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.itb.walker 11312 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 366888 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 642012 # number of demand (read+write) hits -system.l2c.demand_hits::total 2430749 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 21716 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 11488 # number of overall hits -system.l2c.overall_hits::cpu0.inst 326601 # number of overall hits -system.l2c.overall_hits::cpu0.data 571208 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 10498 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5651 # number of overall hits -system.l2c.overall_hits::cpu1.inst 148959 # number of overall hits -system.l2c.overall_hits::cpu1.data 259031 # number of overall hits -system.l2c.overall_hits::cpu2.dtb.walker 55385 # number of overall hits -system.l2c.overall_hits::cpu2.itb.walker 11312 # number of overall hits -system.l2c.overall_hits::cpu2.inst 366888 # number of overall hits -system.l2c.overall_hits::cpu2.data 642012 # number of overall hits -system.l2c.overall_hits::total 2430749 # number of overall hits +system.l2c.Writeback_hits::writebacks 1545523 # number of Writeback hits +system.l2c.Writeback_hits::total 1545523 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 137 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 46 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu2.data 93 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 276 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 73996 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 34699 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 57996 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 166691 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 22061 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 11617 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 344470 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 593859 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 10165 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 5243 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 139799 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 255874 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.dtb.walker 54188 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.itb.walker 10719 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 354261 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 624058 # number of demand (read+write) hits +system.l2c.demand_hits::total 2426314 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 22061 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 11617 # number of overall hits +system.l2c.overall_hits::cpu0.inst 344470 # number of overall hits +system.l2c.overall_hits::cpu0.data 593859 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 10165 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 5243 # number of overall hits +system.l2c.overall_hits::cpu1.inst 139799 # number of overall hits +system.l2c.overall_hits::cpu1.data 255874 # number of overall hits +system.l2c.overall_hits::cpu2.dtb.walker 54188 # number of overall hits +system.l2c.overall_hits::cpu2.itb.walker 10719 # number of overall hits +system.l2c.overall_hits::cpu2.inst 354261 # number of overall hits +system.l2c.overall_hits::cpu2.data 624058 # number of overall hits +system.l2c.overall_hits::total 2426314 # number of overall hits system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 5997 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 15878 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 2150 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4005 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.dtb.walker 34 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 6868 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 16704 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 1533 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 3888 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.dtb.walker 26 # number of ReadReq misses system.l2c.ReadReq_misses::cpu2.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 7008 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 12968 # number of ReadReq misses -system.l2c.ReadReq_misses::total 48046 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 707 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 185 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 493 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 1385 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 73415 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 23238 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 33467 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 130120 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu2.inst 6752 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 12246 # number of ReadReq misses +system.l2c.ReadReq_misses::total 48023 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 754 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 206 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 371 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 1331 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 74862 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 23137 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 32148 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 130147 # number of ReadExReq misses system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 5997 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 89293 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 2150 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 27243 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.dtb.walker 34 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 6868 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 91566 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 1533 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 27025 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.dtb.walker 26 # number of demand (read+write) misses system.l2c.demand_misses::cpu2.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 7008 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 46435 # number of demand (read+write) misses -system.l2c.demand_misses::total 178166 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 6752 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 44394 # number of demand (read+write) misses +system.l2c.demand_misses::total 178170 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses -system.l2c.overall_misses::cpu0.inst 5997 # number of overall misses -system.l2c.overall_misses::cpu0.data 89293 # number of overall misses -system.l2c.overall_misses::cpu1.inst 2150 # number of overall misses -system.l2c.overall_misses::cpu1.data 27243 # number of overall misses -system.l2c.overall_misses::cpu2.dtb.walker 34 # number of overall misses +system.l2c.overall_misses::cpu0.inst 6868 # number of overall misses +system.l2c.overall_misses::cpu0.data 91566 # number of overall misses +system.l2c.overall_misses::cpu1.inst 1533 # number of overall misses +system.l2c.overall_misses::cpu1.data 27025 # number of overall misses +system.l2c.overall_misses::cpu2.dtb.walker 26 # number of overall misses system.l2c.overall_misses::cpu2.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu2.inst 7008 # number of overall misses -system.l2c.overall_misses::cpu2.data 46435 # number of overall misses -system.l2c.overall_misses::total 178166 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu1.inst 161561250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 314335492 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 2727499 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.itb.walker 170750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 583607489 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 1035968985 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 2098371465 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 3143902 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 6170749 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 9314651 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1653854893 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 2482673598 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 4136528491 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu1.inst 161561250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1968190385 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.dtb.walker 2727499 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.itb.walker 170750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 583607489 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 3518642583 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 6234899956 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu1.inst 161561250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1968190385 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.dtb.walker 2727499 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.itb.walker 170750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 583607489 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 3518642583 # number of overall miss cycles -system.l2c.overall_miss_latency::total 6234899956 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 21716 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 11490 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 332598 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 521438 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 10498 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5651 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 151109 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 227972 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.dtb.walker 55419 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.itb.walker 11314 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 373896 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 589771 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2312872 # number of ReadReq accesses(hits+misses) +system.l2c.overall_misses::cpu2.inst 6752 # number of overall misses +system.l2c.overall_misses::cpu2.data 44394 # number of overall misses +system.l2c.overall_misses::total 178170 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu1.inst 112485250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 293047996 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 2104000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.itb.walker 149000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 524939486 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 946518491 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1879244223 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 2976906 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 4826300 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 7803206 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1584451415 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 2283457099 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 3867908514 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu1.inst 112485250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 1877499411 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.dtb.walker 2104000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.itb.walker 149000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 524939486 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 3229975590 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 5747152737 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu1.inst 112485250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 1877499411 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.dtb.walker 2104000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.itb.walker 149000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 524939486 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 3229975590 # number of overall miss cycles +system.l2c.overall_miss_latency::total 5747152737 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 22061 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 11619 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 351338 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 536567 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 10165 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 5243 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 141332 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 225063 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.dtb.walker 54214 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.itb.walker 10721 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 361013 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 578308 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2307644 # number of ReadReq accesses(hits+misses) system.l2c.WriteReq_accesses::cpu0.itb.walker 2 # number of WriteReq accesses(hits+misses) system.l2c.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 1544272 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 1544272 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 830 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 223 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 588 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 1641 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 139063 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 58302 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 98676 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 296041 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 21716 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 11492 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 332598 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 660501 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 10498 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5651 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 151109 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 286274 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.dtb.walker 55419 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.itb.walker 11314 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 373896 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 688447 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2608915 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 21716 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 11492 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 332598 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 660501 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 10498 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5651 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 151109 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 286274 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.dtb.walker 55419 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.itb.walker 11314 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 373896 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 688447 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2608915 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000348 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.018031 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.030450 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.014228 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.017568 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000614 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000177 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.018743 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.021988 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.020773 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.851807 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.829596 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.838435 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.843998 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.527926 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.398580 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.339160 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.439534 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000348 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.018031 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.135190 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.014228 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.095164 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000614 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.itb.walker 0.000177 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.018743 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.067449 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.068291 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000348 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.018031 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.135190 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.014228 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.095164 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000614 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.itb.walker 0.000177 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.018743 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.067449 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.068291 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75144.767442 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 78485.765793 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 80220.558824 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 85375 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 83277.324344 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 79886.565777 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 43674.217729 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 16994.064865 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 12516.732252 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 6725.379783 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 71170.276831 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74182.735172 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 31790.105218 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 75144.767442 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 72245.728628 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 80220.558824 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.itb.walker 85375 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 83277.324344 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 75775.655928 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 34994.892157 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 75144.767442 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 72245.728628 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 80220.558824 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.itb.walker 85375 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 83277.324344 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 75775.655928 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 34994.892157 # average overall miss latency +system.l2c.Writeback_accesses::writebacks 1545523 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 1545523 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 891 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 252 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 464 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 1607 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 148858 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 57836 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 90144 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 296838 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 22061 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 11621 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 351338 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 685425 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 10165 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 5243 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 141332 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 282899 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.dtb.walker 54214 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.itb.walker 10721 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 361013 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 668452 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2604484 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 22061 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 11621 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 351338 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 685425 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 10165 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 5243 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 141332 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 282899 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.dtb.walker 54214 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.itb.walker 10721 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 361013 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 668452 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2604484 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000344 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.019548 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.031131 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010847 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.017275 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000480 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000187 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.018703 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.021176 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.020810 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.846240 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.817460 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.799569 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.828251 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.502909 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.400045 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.356629 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.438445 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000344 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.019548 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.133590 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010847 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.095529 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000480 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.itb.walker 0.000187 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.018703 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.066413 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.068409 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000344 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.019548 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.133590 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010847 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.095529 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000480 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.itb.walker 0.000187 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.018703 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.066413 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.068409 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73375.896934 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 75372.426955 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 80923.076923 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 74500 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 77745.776955 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 77292.053813 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 39132.170481 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 14451 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 13008.894879 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 5862.664162 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68481.281713 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 71029.522801 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 29719.536478 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 73375.896934 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 69472.688659 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 80923.076923 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.itb.walker 74500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 77745.776955 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 72757.030004 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 32256.568092 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 73375.896934 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 69472.688659 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 80923.076923 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.itb.walker 74500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 77745.776955 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 72757.030004 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 32256.568092 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -723,131 +641,131 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 95311 # number of writebacks -system.l2c.writebacks::total 95311 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu2.inst 2 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 2 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 2 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 2 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu1.inst 2150 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4005 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 34 # number of ReadReq MSHR misses +system.l2c.writebacks::writebacks 95814 # number of writebacks +system.l2c.writebacks::total 95814 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu2.inst 1 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu1.inst 1533 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 3888 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 26 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 7006 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 12968 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 26165 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 185 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 493 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 678 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 23238 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 33467 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 56705 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 2150 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 27243 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.dtb.walker 34 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 6751 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 12246 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 24446 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 206 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 371 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 577 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 23137 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 32148 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 55285 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 1533 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 27025 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.dtb.walker 26 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu2.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 7006 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 46435 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 82870 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 2150 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 27243 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.dtb.walker 34 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 6751 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 44394 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 79731 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 1533 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 27025 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.dtb.walker 26 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu2.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 7006 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 46435 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 82870 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 134244250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 264246008 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 2308001 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 145750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 495740261 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 873454007 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1770138277 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 2450173 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 5190488 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 7640661 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1355864107 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 2052275856 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 3408139963 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 134244250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1620110115 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 2308001 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 145750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 495740261 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 2925729863 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 5178278240 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 134244250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1620110115 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 2308001 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 145750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 495740261 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 2925729863 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 5178278240 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28143642000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30477969500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 58621611500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 483707000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 766316000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 1250023000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 28627349000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31244285500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 59871634500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014228 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017568 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000614 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000177 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.018738 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.021988 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.011313 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.829596 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.838435 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.413163 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.398580 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.339160 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.191544 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014228 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.095164 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000614 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000177 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.018738 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.067449 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.031764 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014228 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.095164 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000614 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000177 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.018738 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.067449 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.031764 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 62439.186047 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65979.028215 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 67882.382353 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 72875 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 70759.386383 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 67354.565623 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 67652.905676 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 13244.178378 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10528.373225 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 11269.411504 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 58346.850288 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61322.372964 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 60102.988502 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 62439.186047 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 59468.858606 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 67882.382353 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 72875 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 70759.386383 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 63006.996081 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 62486.765295 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 62439.186047 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 59468.858606 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 67882.382353 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 72875 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 70759.386383 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 63006.996081 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 62486.765295 # average overall mshr miss latency +system.l2c.overall_mshr_misses::cpu2.inst 6751 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 44394 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 79731 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 93050250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 244480004 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 1780500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 125000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 440173014 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 793487001 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1573095769 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 2610195 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 3849868 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 6460063 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1288379085 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1870619355 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 3158998440 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 93050250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1532859089 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 1780500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 125000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 440173014 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 2664106356 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 4732094209 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 93050250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1532859089 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 1780500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 125000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 440173014 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 2664106356 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 4732094209 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28007446000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30457930500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 58465376500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 376483500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 742130500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 1118614000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 28383929500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31200061000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 59583990500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010847 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017275 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000480 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000187 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.018700 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.021176 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.010593 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.817460 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.799569 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.359054 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.400045 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.356629 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.186246 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010847 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.095529 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000480 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000187 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.018700 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.066413 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.030613 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010847 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.095529 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000480 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000187 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.018700 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.066413 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.030613 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60698.140900 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62880.659465 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 68480.769231 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 65201.157458 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 64795.606810 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 64349.822834 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 12670.849515 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10377.002695 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 11195.949740 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55684.794269 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 58187.736562 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 57140.244913 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60698.140900 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 56720.040296 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 68480.769231 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 65201.157458 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 60010.504933 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 59350.744491 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60698.140900 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 56720.040296 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 68480.769231 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 65201.157458 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 60010.504933 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 59350.744491 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -858,44 +776,44 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.tags.replacements 47574 # number of replacements -system.iocache.tags.tagsinuse 0.092731 # Cycle average of tags in use +system.iocache.tags.replacements 47572 # number of replacements +system.iocache.tags.tagsinuse 0.107425 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47590 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47588 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 5000213887009 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.092731 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.005796 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.005796 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 5000219024509 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.107425 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006714 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.006714 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 428661 # Number of tag accesses -system.iocache.tags.data_accesses 428661 # Number of data accesses -system.iocache.ReadReq_misses::pc.south_bridge.ide 909 # number of ReadReq misses -system.iocache.ReadReq_misses::total 909 # number of ReadReq misses +system.iocache.tags.tag_accesses 428643 # Number of tag accesses +system.iocache.tags.data_accesses 428643 # Number of data accesses +system.iocache.ReadReq_misses::pc.south_bridge.ide 907 # number of ReadReq misses +system.iocache.ReadReq_misses::total 907 # number of ReadReq misses system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47629 # number of demand (read+write) misses -system.iocache.demand_misses::total 47629 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47629 # number of overall misses -system.iocache.overall_misses::total 47629 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 135882017 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 135882017 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 5955673280 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 5955673280 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 6091555297 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 6091555297 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 6091555297 # number of overall miss cycles -system.iocache.overall_miss_latency::total 6091555297 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 909 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 909 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::pc.south_bridge.ide 47627 # number of demand (read+write) misses +system.iocache.demand_misses::total 47627 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 47627 # number of overall misses +system.iocache.overall_misses::total 47627 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 128792785 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 128792785 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 5668191006 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 5668191006 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 5796983791 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 5796983791 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 5796983791 # number of overall miss cycles +system.iocache.overall_miss_latency::total 5796983791 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 907 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 907 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47629 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47629 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47629 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47629 # number of overall (read+write) accesses +system.iocache.demand_accesses::pc.south_bridge.ide 47627 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 47627 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 47627 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 47627 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses @@ -904,60 +822,60 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 149485.167217 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 149485.167217 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 127475.883562 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 127475.883562 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 127895.930987 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 127895.930987 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 127895.930987 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 127895.930987 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 91729 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 141998.660419 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 141998.660419 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 121322.581464 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 121322.581464 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 121716.332983 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 121716.332983 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 121716.332983 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 121716.332983 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 88529 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 5124 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 7334 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 17.901835 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 12.071039 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 46667 # number of writebacks system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 754 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 754 # number of ReadReq MSHR misses -system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 24064 # number of WriteReq MSHR misses -system.iocache.WriteReq_mshr_misses::total 24064 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 24818 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 24818 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 24818 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 24818 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96648017 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 96648017 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 4703544282 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 4703544282 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 4800192299 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 4800192299 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 4800192299 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 4800192299 # number of overall MSHR miss cycles -system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.829483 # mshr miss rate for ReadReq accesses -system.iocache.ReadReq_mshr_miss_rate::total 0.829483 # mshr miss rate for ReadReq accesses -system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 0.515068 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_miss_rate::total 0.515068 # mshr miss rate for WriteReq accesses -system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.521069 # mshr miss rate for demand accesses -system.iocache.demand_mshr_miss_rate::total 0.521069 # mshr miss rate for demand accesses -system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.521069 # mshr miss rate for overall accesses -system.iocache.overall_mshr_miss_rate::total 0.521069 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 128180.393899 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 128180.393899 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 195459.785655 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 195459.785655 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 193415.758683 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 193415.758683 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 193415.758683 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 193415.758683 # average overall mshr miss latency +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 744 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 744 # number of ReadReq MSHR misses +system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 22928 # number of WriteReq MSHR misses +system.iocache.WriteReq_mshr_misses::total 22928 # number of WriteReq MSHR misses +system.iocache.demand_mshr_misses::pc.south_bridge.ide 23672 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 23672 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 23672 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 23672 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 90079785 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 90079785 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 4474936508 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 4474936508 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 4565016293 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 4565016293 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 4565016293 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 4565016293 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.820287 # mshr miss rate for ReadReq accesses +system.iocache.ReadReq_mshr_miss_rate::total 0.820287 # mshr miss rate for ReadReq accesses +system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 0.490753 # mshr miss rate for WriteReq accesses +system.iocache.WriteReq_mshr_miss_rate::total 0.490753 # mshr miss rate for WriteReq accesses +system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.497029 # mshr miss rate for demand accesses +system.iocache.demand_mshr_miss_rate::total 0.497029 # mshr miss rate for demand accesses +system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.497029 # mshr miss rate for overall accesses +system.iocache.overall_mshr_miss_rate::total 0.497029 # mshr miss rate for overall accesses +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 121074.979839 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 121074.979839 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 195173.434578 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 195173.434578 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 192844.554453 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 192844.554453 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 192844.554453 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 192844.554453 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). -system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD). +system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD). system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions. @@ -967,474 +885,476 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.toL2Bus.throughput 52370833 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 1836862 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 1836332 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 7056 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 7056 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 922959 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 811 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 811 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 181042 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 156978 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1050040 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3684115 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 38115 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 140219 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 4912489 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 33600320 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 122621708 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 135720 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 527336 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 156885084 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 268925359 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 127504 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 5157428290 # Layer occupancy (ticks) +system.toL2Bus.throughput 52329028 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 1794981 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 1794440 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 6370 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 6370 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 902417 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 716 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 716 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 170908 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 147982 # Transaction distribution +system.toL2Bus.trans_dist::BadAddressError 2 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1004724 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3613728 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 35279 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 136436 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 4790167 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 32150080 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 119808027 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 127712 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 515032 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 152600851 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 268845429 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 114024 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 5038805323 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 1008000 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 931500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 2365130940 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 2262930320 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 4803653283 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 4696428413 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 21171206 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 19332464 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 74417261 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 72173756 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 1276721 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 150736 # Transaction distribution -system.iobus.trans_dist::ReadResp 150736 # Transaction distribution -system.iobus.trans_dist::WriteReq 30161 # Transaction distribution -system.iobus.trans_dist::WriteResp 30161 # Transaction distribution -system.iobus.trans_dist::MessageReq 957 # Transaction distribution -system.iobus.trans_dist::MessageResp 957 # Transaction distribution +system.iobus.throughput 1276348 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 149977 # Transaction distribution +system.iobus.trans_dist::ReadResp 149977 # Transaction distribution +system.iobus.trans_dist::WriteReq 28411 # Transaction distribution +system.iobus.trans_dist::WriteResp 28411 # Transaction distribution +system.iobus.trans_dist::MessageReq 885 # Transaction distribution +system.iobus.trans_dist::MessageResp 885 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 36 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 2 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 5986 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 5752 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 2 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1160 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 46 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 582 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 50 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 24 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 18 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 287076 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 580 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 287032 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 332 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 86 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 15082 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 13448 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 4 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2064 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 312158 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 49636 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 49636 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 1914 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 1914 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 363708 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 309432 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 47344 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 47344 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 1770 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 1770 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 358546 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 18 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 1 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 3380 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 3245 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 4 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 580 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 23 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 8 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 291 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 25 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 12 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 9 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 143538 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 1160 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 143516 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 664 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 43 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 7541 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 6724 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 2 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4128 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 160435 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 1576592 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 1576592 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3828 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 3828 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 1740855 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 6559098 # Total data (bytes) -system.iobus.reqLayer0.occupancy 2255722 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.bridge.master::total 158682 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 1503808 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 1503808 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3540 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 3540 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 1666030 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 6560144 # Total data (bytes) +system.iobus.reqLayer0.occupancy 2116890 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 28000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 2000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 4948000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 4753000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer5.occupancy 758000 # Layer occupancy (ticks) +system.iobus.reqLayer5.occupancy 383000 # Layer occupancy (ticks) system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 39000 # Layer occupancy (ticks) +system.iobus.reqLayer6.occupancy 42000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 15000 # Layer occupancy (ticks) +system.iobus.reqLayer7.occupancy 21000 # Layer occupancy (ticks) system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer8.occupancy 18000 # Layer occupancy (ticks) system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 143539000 # Layer occupancy (ticks) +system.iobus.reqLayer9.occupancy 143517000 # Layer occupancy (ticks) system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer10.occupancy 458000 # Layer occupancy (ticks) +system.iobus.reqLayer10.occupancy 264000 # Layer occupancy (ticks) system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer11.occupancy 86000 # Layer occupancy (ticks) system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer13.occupancy 11248000 # Layer occupancy (ticks) +system.iobus.reqLayer13.occupancy 10048000 # Layer occupancy (ticks) system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 4000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 218954798 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 209101042 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 1032000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 306061000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 303949000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 29747501 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 28759251 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 957000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 885000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks -system.cpu0.numCycles 1152461068 # number of cpu cycles simulated +system.cpu0.numCycles 1144797664 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 71542662 # Number of instructions committed -system.cpu0.committedOps 145644721 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 133686522 # Number of integer alu accesses +system.cpu0.committedInsts 72999922 # Number of instructions committed +system.cpu0.committedOps 148305710 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 136279674 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu0.num_func_calls 963574 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 14130614 # number of instructions that are conditional controls -system.cpu0.num_int_insts 133686522 # number of integer instructions +system.cpu0.num_func_calls 1016299 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 14345558 # number of instructions that are conditional controls +system.cpu0.num_int_insts 136279674 # number of integer instructions system.cpu0.num_fp_insts 0 # number of float instructions -system.cpu0.num_int_register_reads 245609809 # number of times the integer registers were read -system.cpu0.num_int_register_writes 114802156 # number of times the integer registers were written +system.cpu0.num_int_register_reads 250792350 # number of times the integer registers were read +system.cpu0.num_int_register_writes 116890419 # number of times the integer registers were written system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu0.num_cc_register_reads 83145706 # number of times the CC registers were read -system.cpu0.num_cc_register_writes 55494396 # number of times the CC registers were written -system.cpu0.num_mem_refs 13834339 # number of memory refs -system.cpu0.num_load_insts 10142209 # Number of load instructions -system.cpu0.num_store_insts 3692130 # Number of store instructions -system.cpu0.num_idle_cycles 1095316733.110107 # Number of idle cycles -system.cpu0.num_busy_cycles 57144334.889893 # Number of busy cycles -system.cpu0.not_idle_fraction 0.049585 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.950415 # Percentage of idle cycles -system.cpu0.Branches 15442715 # Number of branches fetched +system.cpu0.num_cc_register_reads 84577193 # number of times the CC registers were read +system.cpu0.num_cc_register_writes 56435831 # number of times the CC registers were written +system.cpu0.num_mem_refs 14370687 # number of memory refs +system.cpu0.num_load_insts 10454117 # Number of load instructions +system.cpu0.num_store_insts 3916570 # Number of store instructions +system.cpu0.num_idle_cycles 1087719763.352511 # Number of idle cycles +system.cpu0.num_busy_cycles 57077900.647489 # Number of busy cycles +system.cpu0.not_idle_fraction 0.049859 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.950141 # Percentage of idle cycles +system.cpu0.Branches 15728655 # Number of branches fetched system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 857108 # number of replacements -system.cpu0.icache.tags.tagsinuse 510.816977 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 128607019 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 857620 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 149.958046 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 147466681500 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 303.791229 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 134.865519 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu2.inst 72.160229 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.593342 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.263409 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu2.inst 0.140938 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.997689 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 853193 # number of replacements +system.cpu0.icache.tags.tagsinuse 510.838528 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 129757026 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 853705 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 151.992815 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 147468978000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 295.878537 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 138.959383 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu2.inst 76.000608 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.577888 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.271405 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu2.inst 0.148439 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.997732 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 138 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 295 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 86 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 120 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 303 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 130343050 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 130343050 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 87032678 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 38704601 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 2869740 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 128607019 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 87032678 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 38704601 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 2869740 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 128607019 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 87032678 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 38704601 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 2869740 # number of overall hits -system.cpu0.icache.overall_hits::total 128607019 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 332599 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 151109 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 394689 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 878397 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 332599 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 151109 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 394689 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 878397 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 332599 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 151109 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 394689 # number of overall misses -system.cpu0.icache.overall_misses::total 878397 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2111983250 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5690259841 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 7802243091 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 2111983250 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 5690259841 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 7802243091 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 2111983250 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 5690259841 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 7802243091 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 87365277 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 38855710 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 3264429 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 129485416 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 87365277 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 38855710 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 3264429 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 129485416 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 87365277 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 38855710 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 3264429 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 129485416 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003807 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.003889 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.120906 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.006784 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003807 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.003889 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.120906 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.006784 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003807 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.003889 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.120906 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.006784 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13976.555003 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14417.072280 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 8882.365367 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13976.555003 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14417.072280 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 8882.365367 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13976.555003 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14417.072280 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 8882.365367 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 6122 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 131484548 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 131484548 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 88843413 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 38144708 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 2768905 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 129757026 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 88843413 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 38144708 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 2768905 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 129757026 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 88843413 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 38144708 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 2768905 # number of overall hits +system.cpu0.icache.overall_hits::total 129757026 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 351339 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 141332 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 381133 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 873804 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 351339 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 141332 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 381133 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 873804 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 351339 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 141332 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 381133 # number of overall misses +system.cpu0.icache.overall_misses::total 873804 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1941508750 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5443063468 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 7384572218 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1941508750 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 5443063468 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 7384572218 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1941508750 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 5443063468 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 7384572218 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 89194752 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 38286040 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 3150038 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 130630830 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 89194752 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 38286040 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 3150038 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 130630830 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 89194752 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 38286040 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 3150038 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 130630830 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003939 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.003691 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.120993 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.006689 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003939 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.003691 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.120993 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.006689 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003939 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.003691 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.120993 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.006689 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13737.219809 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14281.270496 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 8451.062501 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13737.219809 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14281.270496 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 8451.062501 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13737.219809 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14281.270496 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 8451.062501 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 4847 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 230 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 200 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 26.617391 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 24.235000 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 20763 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 20763 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 20763 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 20763 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 20763 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 20763 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 151109 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 373926 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 525035 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 151109 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 373926 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 525035 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 151109 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 373926 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 525035 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1808966750 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 4711215798 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 6520182548 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1808966750 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 4711215798 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 6520182548 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1808966750 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 4711215798 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 6520182548 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.003889 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.114546 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.004055 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.003889 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.114546 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.004055 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.003889 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.114546 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.004055 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11971.270738 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12599.326599 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12418.567425 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11971.270738 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12599.326599 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12418.567425 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11971.270738 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12599.326599 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12418.567425 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 20086 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 20086 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 20086 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 20086 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 20086 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 20086 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 141332 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 361047 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 502379 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 141332 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 361047 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 502379 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 141332 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 361047 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 502379 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1658307250 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 4510414171 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 6168721421 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1658307250 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 4510414171 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 6168721421 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1658307250 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 4510414171 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 6168721421 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.003691 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.114617 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.003846 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.003691 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.114617 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.003846 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.003691 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.114617 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.003846 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11733.416707 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12492.595621 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12279.019268 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11733.416707 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12492.595621 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12279.019268 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11733.416707 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12492.595621 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12279.019268 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 1634697 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.999455 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 19613816 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1635209 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 11.994684 # Average number of references to valid blocks. +system.cpu0.dcache.tags.replacements 1636224 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.999323 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 19637131 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1636736 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 11.997739 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 7549500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 200.851253 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 304.204078 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.944124 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.392288 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.594149 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013563 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 276.200499 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 230.134495 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu2.data 5.664329 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.539454 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.449481 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu2.data 0.011063 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 226 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 259 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 27 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 259 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 236 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 88202622 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 88202622 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 5007486 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 2456211 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 4066814 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 11530511 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3548930 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 1627224 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 2905330 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 8081484 # number of WriteReq hits -system.cpu0.dcache.demand_hits::cpu0.data 8556416 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 4083435 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 6972144 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 19611995 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 8556416 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 4083435 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 6972144 # number of overall hits -system.cpu0.dcache.overall_hits::total 19611995 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 521438 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 227972 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 965445 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1714855 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 139893 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 58525 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 116582 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 315000 # number of WriteReq misses -system.cpu0.dcache.demand_misses::cpu0.data 661331 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 286497 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 1082027 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2029855 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 661331 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 286497 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 1082027 # number of overall misses -system.cpu0.dcache.overall_misses::total 2029855 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 3246346508 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 15541427611 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 18787774119 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 2199408780 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 3682017546 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 5881426326 # number of WriteReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 5445755288 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 19223445157 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 24669200445 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 5445755288 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 19223445157 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 24669200445 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 5528924 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 2684183 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 5032259 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13245366 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 3688823 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 1685749 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 3021912 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 8396484 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 9217747 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 4369932 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 8054171 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 21641850 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 9217747 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 4369932 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 8054171 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 21641850 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.094311 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.084932 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.191851 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.129468 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.037923 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.034718 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.038579 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.037516 # miss rate for WriteReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.071745 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.065561 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.134344 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.093793 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.071745 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.065561 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.134344 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.093793 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14240.110663 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 16097.683049 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 10955.896632 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 37580.671166 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 31583.070680 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 18671.194686 # average WriteReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 19008.070898 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 17766.141840 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 12153.183575 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 19008.070898 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 17766.141840 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 12153.183575 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 177963 # number of cycles access was blocked +system.cpu0.dcache.tags.tag_accesses 88232962 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 88232962 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 5302290 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 2343807 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 3905907 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 11552004 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3762855 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 1548346 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 2772193 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 8083394 # number of WriteReq hits +system.cpu0.dcache.demand_hits::cpu0.data 9065145 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 3892153 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 6678100 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 19635398 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 9065145 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 3892153 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 6678100 # number of overall hits +system.cpu0.dcache.overall_hits::total 19635398 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 536567 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 225063 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 936224 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1697854 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 149749 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 58088 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 107958 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 315795 # number of WriteReq misses +system.cpu0.dcache.demand_misses::cpu0.data 686316 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 283151 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 1044182 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2013649 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 686316 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 283151 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 1044182 # number of overall misses +system.cpu0.dcache.overall_misses::total 2013649 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 3188254504 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 14965969569 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 18154224073 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 2125358780 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 3377412183 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 5502770963 # number of WriteReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 5313613284 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 18343381752 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 23656995036 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 5313613284 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 18343381752 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 23656995036 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 5838857 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 2568870 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 4842131 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13249858 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 3912604 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 1606434 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 2880151 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 8399189 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 9751461 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 4175304 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 7722282 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 21649047 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 9751461 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 4175304 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 7722282 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 21649047 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.091896 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.087612 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.193350 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.128141 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.038273 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.036160 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.037483 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.037598 # miss rate for WriteReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.070381 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.067816 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.135217 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.093013 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.070381 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.067816 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.135217 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.093013 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14166.053523 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 15985.458148 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 10692.452987 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36588.603154 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 31284.501223 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 17425.136443 # average WriteReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18766.005714 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 17567.226549 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 11748.321101 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 18766.005714 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 17567.226549 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 11748.321101 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 168342 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 11847 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 11795 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 15.021778 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.272319 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 1544272 # number of writebacks -system.cpu0.dcache.writebacks::total 1544272 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 375629 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 375629 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 17363 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 17363 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 392992 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 392992 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 392992 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 392992 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 227972 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 589816 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 817788 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 58525 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 99219 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 157744 # number of WriteReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 286497 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 689035 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 975532 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 286497 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 689035 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 975532 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2789367492 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 8524003053 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11313370545 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 2071430220 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 3281431451 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5352861671 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 4860797712 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 11805434504 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 16666232216 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 4860797712 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 11805434504 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 16666232216 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30612926500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33246502500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63859429000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 519657500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 815190500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1334848000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 31132584000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 34061693000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 65194277000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.084932 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.117207 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.061741 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034718 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.032833 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018787 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.065561 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.085550 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.045076 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.065561 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.085550 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.045076 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12235.570561 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14451.969857 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13834.111707 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35393.937975 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 33072.611607 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33933.852768 # average WriteReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 16966.312778 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 17133.287139 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17084.249636 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16966.312778 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 17133.287139 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17084.249636 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 1545523 # number of writebacks +system.cpu0.dcache.writebacks::total 1545523 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 357871 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 357871 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 17395 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 17395 # number of WriteReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 375266 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 375266 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 375266 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 375266 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 225063 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 578353 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 803416 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 58088 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 90563 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 148651 # number of WriteReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 283151 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 668916 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 952067 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 283151 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 668916 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 952067 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2737161496 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 8309689554 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11046851050 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1998659220 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2996226317 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4994885537 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 4735820716 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 11305915871 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 16041736587 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 4735820716 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 11305915871 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 16041736587 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30467694000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33225580500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63693274500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 404660000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 790542000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1195202000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 30872354000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 34016122500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 64888476500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.087612 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.119442 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.060636 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036160 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.031444 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.017698 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.067816 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.086622 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.043977 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.067816 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.086622 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.043977 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12161.756913 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14367.850697 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13749.851945 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34407.437336 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 33084.441958 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33601.425735 # average WriteReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 16725.424653 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 16901.846975 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16849.377814 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16725.424653 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16901.846975 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16849.377814 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1445,307 +1365,307 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.numCycles 2606011326 # number of cpu cycles simulated +system.cpu1.numCycles 2608015730 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 35164948 # Number of instructions committed -system.cpu1.committedOps 68413270 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 63529188 # Number of integer alu accesses +system.cpu1.committedInsts 34716890 # Number of instructions committed +system.cpu1.committedOps 67541836 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 62669042 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu1.num_func_calls 457891 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 6471423 # number of instructions that are conditional controls -system.cpu1.num_int_insts 63529188 # number of integer instructions +system.cpu1.num_func_calls 430919 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 6413966 # number of instructions that are conditional controls +system.cpu1.num_int_insts 62669042 # number of integer instructions system.cpu1.num_fp_insts 0 # number of float instructions -system.cpu1.num_int_register_reads 117257194 # number of times the integer registers were read -system.cpu1.num_int_register_writes 54850904 # number of times the integer registers were written +system.cpu1.num_int_register_reads 115548964 # number of times the integer registers were read +system.cpu1.num_int_register_writes 54160900 # number of times the integer registers were written system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu1.num_cc_register_reads 36014934 # number of times the CC registers were read -system.cpu1.num_cc_register_writes 26882843 # number of times the CC registers were written -system.cpu1.num_mem_refs 4560424 # number of memory refs -system.cpu1.num_load_insts 2872895 # Number of load instructions -system.cpu1.num_store_insts 1687529 # Number of store instructions -system.cpu1.num_idle_cycles 2475874291.383945 # Number of idle cycles -system.cpu1.num_busy_cycles 130137034.616055 # Number of busy cycles -system.cpu1.not_idle_fraction 0.049937 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.950063 # Percentage of idle cycles -system.cpu1.Branches 7096172 # Number of branches fetched +system.cpu1.num_cc_register_reads 35562537 # number of times the CC registers were read +system.cpu1.num_cc_register_writes 26614034 # number of times the CC registers were written +system.cpu1.num_mem_refs 4364452 # number of memory refs +system.cpu1.num_load_insts 2756893 # Number of load instructions +system.cpu1.num_store_insts 1607559 # Number of store instructions +system.cpu1.num_idle_cycles 2483429860.768801 # Number of idle cycles +system.cpu1.num_busy_cycles 124585869.231199 # Number of busy cycles +system.cpu1.not_idle_fraction 0.047770 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.952230 # Percentage of idle cycles +system.cpu1.Branches 7003911 # Number of branches fetched system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu2.branchPred.lookups 29049356 # Number of BP lookups -system.cpu2.branchPred.condPredicted 29049356 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 330189 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 26516680 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 25920061 # Number of BTB hits +system.cpu2.branchPred.lookups 28782114 # Number of BP lookups +system.cpu2.branchPred.condPredicted 28782114 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 316524 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 26348266 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 25752004 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 97.750024 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 553809 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 66194 # Number of incorrect RAS predictions. -system.cpu2.numCycles 157465018 # number of cpu cycles simulated +system.cpu2.branchPred.BTBHitPct 97.736997 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 537542 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 63717 # Number of incorrect RAS predictions. +system.cpu2.numCycles 155552038 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 10014190 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 143120520 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 29049356 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 26473870 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 54776048 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 1540394 # Number of cycles fetch has spent squashing -system.cpu2.fetch.TlbCycles 78659 # Number of cycles fetch has spent waiting for tlb -system.cpu2.fetch.BlockedCycles 25463388 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 3574 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 6100 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 25165 # Number of stall cycles due to pending traps -system.cpu2.fetch.IcacheWaitRetryStallCycles 454 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 3264432 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 152504 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.ItlbSquashes 2125 # Number of outstanding ITLB misses that were squashed -system.cpu2.fetch.rateDist::samples 91560833 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 3.080398 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 3.405930 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 9686701 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 141772190 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 28782114 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 26289546 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 54340809 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 1470890 # Number of cycles fetch has spent squashing +system.cpu2.fetch.TlbCycles 70055 # Number of cycles fetch has spent waiting for tlb +system.cpu2.fetch.BlockedCycles 24627328 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 4722 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 7901 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 23768 # Number of stall cycles due to pending traps +system.cpu2.fetch.IcacheWaitRetryStallCycles 376 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 3150040 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 144648 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.ItlbSquashes 2015 # Number of outstanding ITLB misses that were squashed +system.cpu2.fetch.rateDist::samples 89899907 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 3.110146 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 3.408280 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 36927513 40.33% 40.33% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 611138 0.67% 41.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 23812381 26.01% 67.01% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 328703 0.36% 67.36% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 619714 0.68% 68.04% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 832275 0.91% 68.95% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 355282 0.39% 69.34% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 540716 0.59% 69.93% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 27533111 30.07% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 35694732 39.70% 39.70% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 594255 0.66% 40.37% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 23712499 26.38% 66.74% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 314699 0.35% 67.09% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 599600 0.67% 67.76% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 812421 0.90% 68.66% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 338881 0.38% 69.04% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 517837 0.58% 69.62% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 27314983 30.38% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 91560833 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.184481 # Number of branch fetches per cycle -system.cpu2.fetch.rate 0.908904 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 11521398 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 24357574 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 32837645 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 1316376 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 1196608 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 281192085 # Number of instructions handled by decode +system.cpu2.fetch.rateDist::total 89899907 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.185032 # Number of branch fetches per cycle +system.cpu2.fetch.rate 0.911413 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 11154829 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 23540580 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 30801007 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 1287318 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 1141583 # Number of cycles decode is squashing +system.cpu2.decode.DecodedInsts 278785410 # Number of instructions handled by decode system.cpu2.decode.SquashedInsts 11 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 1196608 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 12539536 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 14626708 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 4503596 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 32964525 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 5398696 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 280154725 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 7234 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 2491982 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 2219031 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 334708153 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 610319016 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 374834819 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 56 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 324049688 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 10658465 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 153621 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 154561 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 11685330 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 6409686 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 3556417 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 350066 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 288206 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 278401976 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 420214 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 276663998 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 65469 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 7519016 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 11586940 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 57670 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 91560833 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 3.021641 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 2.405034 # Number of insts issued each cycle +system.cpu2.rename.SquashCycles 1141583 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 12143079 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 13933433 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 4524497 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 30930733 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 5252059 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 277791777 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 7238 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 2464468 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 2117220 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 331976691 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 604531856 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 371338716 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 38 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 321781805 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 10194886 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 148461 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 149473 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 11392573 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 6171654 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 3395563 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 345995 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 292325 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 276091246 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 414813 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 274477250 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 60541 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 7173454 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 11041443 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 56132 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 89899907 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 3.053143 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 2.400877 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 27548029 30.09% 30.09% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 6302445 6.88% 36.97% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 4040687 4.41% 41.38% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 2809709 3.07% 44.45% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 25166051 27.49% 71.94% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1389542 1.52% 73.46% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 23947180 26.15% 99.61% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 301462 0.33% 99.94% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 55728 0.06% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 26563563 29.55% 29.55% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 6130901 6.82% 36.37% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 3934206 4.38% 40.74% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 2710119 3.01% 43.76% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 25036419 27.85% 71.61% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 1342117 1.49% 73.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 23840310 26.52% 99.62% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 288717 0.32% 99.94% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 53555 0.06% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 91560833 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 89899907 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 136321 35.17% 35.17% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 124 0.03% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 35.21% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 194124 50.09% 85.29% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 56993 14.71% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 122290 33.50% 33.50% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 245 0.07% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 33.57% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 189949 52.03% 85.60% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 52573 14.40% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 81905 0.03% 0.03% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 266468718 96.31% 96.34% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 56660 0.02% 96.37% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 48242 0.02% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.38% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 6674536 2.41% 98.79% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 3333937 1.21% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 80536 0.03% 0.03% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 264658650 96.42% 96.45% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 54855 0.02% 96.47% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 48402 0.02% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.49% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 6455691 2.35% 98.84% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 3179116 1.16% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 276663998 # Type of FU issued -system.cpu2.iq.rate 1.756987 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 387562 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001401 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 645385259 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 286345237 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 275267423 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 94 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 106 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 22 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 276969613 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 42 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 657734 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 274477250 # Type of FU issued +system.cpu2.iq.rate 1.764537 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 365057 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.001330 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 639321511 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 283683445 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 273115126 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 61 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 70 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 18 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 274761742 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 29 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 634301 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 1052819 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 6947 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 4672 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 529632 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 1002623 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 6718 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 4440 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 510444 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 656268 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 10631 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 656391 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 10280 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 1196608 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 9811775 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 820688 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 278822190 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 75669 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 6409704 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 3556417 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 239796 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 634227 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 4101 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 4672 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 184871 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 190702 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 375573 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 276137017 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 6556879 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 526981 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 1141583 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 9227965 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 815382 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 276506059 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 71664 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 6171654 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 3395563 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 234992 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 633068 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 3849 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 4440 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 176570 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 182317 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 358887 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 273973436 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 6342946 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 503814 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed system.cpu2.iew.exec_nop 0 # number of nop insts executed -system.cpu2.iew.exec_refs 9821909 # number of memory reference insts executed -system.cpu2.iew.exec_branches 28090459 # Number of branches executed -system.cpu2.iew.exec_stores 3265030 # Number of stores executed -system.cpu2.iew.exec_rate 1.753640 # Inst execution rate -system.cpu2.iew.wb_sent 275979435 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 275267445 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 214496489 # num instructions producing a value -system.cpu2.iew.wb_consumers 350700107 # num instructions consuming a value +system.cpu2.iew.exec_refs 9455734 # number of memory reference insts executed +system.cpu2.iew.exec_branches 27867681 # Number of branches executed +system.cpu2.iew.exec_stores 3112788 # Number of stores executed +system.cpu2.iew.exec_rate 1.761298 # Inst execution rate +system.cpu2.iew.wb_sent 273823666 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 273115144 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 212986974 # num instructions producing a value +system.cpu2.iew.wb_consumers 348231532 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.748118 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.611624 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.755780 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.611625 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 7834345 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 362544 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 332977 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 90364225 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 2.998816 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 2.871519 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 7474898 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 358681 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 318992 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 88758324 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 3.031021 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 2.870805 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 32381210 35.83% 35.83% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 4545159 5.03% 40.86% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1281676 1.42% 42.28% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 24783522 27.43% 69.71% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 890698 0.99% 70.69% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 597656 0.66% 71.36% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 358639 0.40% 71.75% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 23381642 25.87% 97.63% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 2144023 2.37% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 31301057 35.27% 35.27% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 4393147 4.95% 40.22% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1229186 1.38% 41.60% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 24655081 27.78% 69.38% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 868070 0.98% 70.36% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 585819 0.66% 71.02% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 347474 0.39% 71.41% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 23302544 26.25% 97.66% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 2075946 2.34% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 90364225 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 137308621 # Number of instructions committed -system.cpu2.commit.committedOps 270985661 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 88758324 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 136214259 # Number of instructions committed +system.cpu2.commit.committedOps 269028357 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 8383670 # Number of memory references committed -system.cpu2.commit.loads 5356885 # Number of loads committed -system.cpu2.commit.membars 165489 # Number of memory barriers committed -system.cpu2.commit.branches 27738642 # Number of branches committed +system.cpu2.commit.refs 8054150 # Number of memory references committed +system.cpu2.commit.loads 5169031 # Number of loads committed +system.cpu2.commit.membars 165004 # Number of memory barriers committed +system.cpu2.commit.branches 27530478 # Number of branches committed system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 247503684 # Number of committed integer instructions. -system.cpu2.commit.function_calls 442390 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 2144023 # number cycles where commit BW limit reached +system.cpu2.commit.int_insts 245624895 # Number of committed integer instructions. +system.cpu2.commit.function_calls 430032 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 2075946 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 367011505 # The number of ROB reads -system.cpu2.rob.rob_writes 558841004 # The number of ROB writes -system.cpu2.timesIdled 481956 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 65904185 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 4905068069 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 137308621 # Number of Instructions Simulated -system.cpu2.committedOps 270985661 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 137308621 # Number of Instructions Simulated -system.cpu2.cpi 1.146796 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 1.146796 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.871994 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.871994 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 367544012 # number of integer regfile reads -system.cpu2.int_regfile_writes 220503659 # number of integer regfile writes -system.cpu2.fp_regfile_reads 72990 # number of floating regfile reads -system.cpu2.fp_regfile_writes 72968 # number of floating regfile writes -system.cpu2.cc_regfile_reads 140406201 # number of cc regfile reads -system.cpu2.cc_regfile_writes 108013944 # number of cc regfile writes -system.cpu2.misc_regfile_reads 89640596 # number of misc regfile reads -system.cpu2.misc_regfile_writes 136839 # number of misc regfile writes +system.cpu2.rob.rob_reads 363157720 # The number of ROB reads +system.cpu2.rob.rob_writes 554152180 # The number of ROB writes +system.cpu2.timesIdled 477715 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 65652131 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 4906975665 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 136214259 # Number of Instructions Simulated +system.cpu2.committedOps 269028357 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 136214259 # Number of Instructions Simulated +system.cpu2.cpi 1.141966 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 1.141966 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.875683 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.875683 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 364409735 # number of integer regfile reads +system.cpu2.int_regfile_writes 218808578 # number of integer regfile writes +system.cpu2.fp_regfile_reads 73042 # number of floating regfile reads +system.cpu2.fp_regfile_writes 73024 # number of floating regfile writes +system.cpu2.cc_regfile_reads 139320542 # number of cc regfile reads +system.cpu2.cc_regfile_writes 107246688 # number of cc regfile writes +system.cpu2.misc_regfile_reads 88724841 # number of misc regfile reads +system.cpu2.misc_regfile_writes 132896 # number of misc regfile writes system.cpu2.kern.inst.arm 0 # number of arm instructions executed system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed |