diff options
Diffstat (limited to 'tests/long/fs/10.linux-boot')
11 files changed, 11587 insertions, 11628 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt index 30313ea26..40315f031 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt @@ -1,104 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.901720 # Number of seconds simulated -sim_ticks 1901719660500 # Number of ticks simulated -final_tick 1901719660500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.898811 # Number of seconds simulated +sim_ticks 1898811181000 # Number of ticks simulated +final_tick 1898811181000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 97307 # Simulator instruction rate (inst/s) -host_op_rate 97307 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3261646555 # Simulator tick rate (ticks/s) -host_mem_usage 383552 # Number of bytes of host memory used -host_seconds 583.06 # Real time elapsed on the host -sim_insts 56735321 # Number of instructions simulated -sim_ops 56735321 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 857600 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24596992 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2651904 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 118720 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 533440 # Number of bytes read from this memory -system.physmem.bytes_read::total 28758656 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 857600 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 118720 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 976320 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7726912 # Number of bytes written to this memory -system.physmem.bytes_written::total 7726912 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 13400 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 384328 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41436 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1855 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 8335 # Number of read requests responded to by this memory -system.physmem.num_reads::total 449354 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 120733 # Number of write requests responded to by this memory -system.physmem.num_writes::total 120733 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 450960 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12934079 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1394477 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 62428 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 280504 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15122448 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 450960 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 62428 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 513388 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4063118 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4063118 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4063118 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 450960 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12934079 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1394477 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 62428 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 280504 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19185566 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 449354 # Total number of read requests seen -system.physmem.writeReqs 120733 # Total number of write requests seen -system.physmem.cpureqs 587676 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28758656 # Total number of bytes read from memory -system.physmem.bytesWritten 7726912 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28758656 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7726912 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 75 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4987 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28470 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 27991 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 28541 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 28079 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 28255 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 28278 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 27951 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 27937 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 28148 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 28118 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 28117 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 28100 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27877 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27800 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27868 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 27749 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7940 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7547 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7751 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 7437 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7736 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7593 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7293 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7361 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7614 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7612 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7616 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7622 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7539 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7418 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7408 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7246 # Track writes on a per bank basis +host_inst_rate 163774 # Simulator instruction rate (inst/s) +host_op_rate 163774 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 5540525376 # Simulator tick rate (ticks/s) +host_mem_usage 339592 # Number of bytes of host memory used +host_seconds 342.71 # Real time elapsed on the host +sim_insts 56127436 # Number of instructions simulated +sim_ops 56127436 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 739584 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24165760 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2650368 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 241984 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 1058688 # Number of bytes read from this memory +system.physmem.bytes_read::total 28856384 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 739584 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 241984 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 981568 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7824192 # Number of bytes written to this memory +system.physmem.bytes_written::total 7824192 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 11556 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 377590 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41412 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 3781 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 16542 # Number of read requests responded to by this memory +system.physmem.num_reads::total 450881 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 122253 # Number of write requests responded to by this memory +system.physmem.num_writes::total 122253 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 389498 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12726784 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1395804 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 127440 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 557553 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15197079 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 389498 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 127440 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 516938 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4120574 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4120574 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4120574 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 389498 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12726784 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1395804 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 127440 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 557553 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19317653 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 450881 # Total number of read requests seen +system.physmem.writeReqs 122253 # Total number of write requests seen +system.physmem.cpureqs 582476 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28856384 # Total number of bytes read from memory +system.physmem.bytesWritten 7824192 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28856384 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7824192 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 66 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 3389 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28644 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 28625 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 28393 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 28250 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 28253 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 28243 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 28343 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 28155 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28192 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 27999 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 28056 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27883 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27988 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 28022 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27871 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27898 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 8087 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7991 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7846 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7763 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7721 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7658 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7765 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7698 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7705 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7559 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7625 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7394 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7457 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7400 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7239 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7345 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 393 # Number of times wr buffer was full causing retry -system.physmem.totGap 1901668058000 # Total gap between requests +system.physmem.numWrRetry 1873 # Number of times wr buffer was full causing retry +system.physmem.totGap 1898811160000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 449354 # Categorize read packet sizes +system.physmem.readPktSize::6 450881 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -107,7 +107,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 121126 # categorize write packet sizes +system.physmem.writePktSize::6 124126 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -116,33 +116,33 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4987 # categorize neither packet sizes +system.physmem.neitherpktsize::6 3389 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 322670 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66093 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 30768 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 6525 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2881 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2394 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1756 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1990 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1668 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1927 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1563 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1537 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1633 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1779 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1228 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1454 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 894 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 259 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 134 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 98 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 320280 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 59619 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 33102 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 7745 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3181 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2959 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2701 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2699 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2644 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2576 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1519 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1446 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1411 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1353 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1373 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1404 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1608 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1496 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 924 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 760 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 12 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 8 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see @@ -152,225 +152,225 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4050 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4973 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 5082 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 5135 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5198 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5217 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5244 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5244 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5245 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 1200 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 277 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 168 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 115 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 33 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 3158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3856 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4395 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4447 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4954 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5293 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5299 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5301 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5303 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 2158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1460 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 869 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 362 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 23 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 17 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 15 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 12 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 6361514382 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 13649024382 # Sum of mem lat for all requests -system.physmem.totBusLat 1797116000 # Total cycles spent in databus access -system.physmem.totBankLat 5490394000 # Total cycles spent in bank access -system.physmem.avgQLat 14159.39 # Average queueing delay per request -system.physmem.avgBankLat 12220.46 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 30379.84 # Average memory access latency -system.physmem.avgRdBW 15.12 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 4.06 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 15.12 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 4.06 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.12 # Data bus utilization in percentage +system.physmem.totQLat 8261632913 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 16092226663 # Sum of mem lat for all requests +system.physmem.totBusLat 2254075000 # Total cycles spent in databus access +system.physmem.totBankLat 5576518750 # Total cycles spent in bank access +system.physmem.avgQLat 18325.99 # Average queueing delay per request +system.physmem.avgBankLat 12369.86 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 35695.85 # Average memory access latency +system.physmem.avgRdBW 15.20 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 4.12 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 15.20 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 4.12 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 13.85 # Average write queue length over time -system.physmem.readRowHits 429052 # Number of row buffer hits during reads -system.physmem.writeRowHits 77896 # Number of row buffer hits during writes -system.physmem.readRowHitRate 95.50 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 64.52 # Row buffer hit rate for writes -system.physmem.avgGap 3335750.61 # Average gap between requests -system.l2c.replacements 342488 # number of replacements -system.l2c.tagsinuse 65273.985795 # Cycle average of tags in use -system.l2c.total_refs 2579319 # Total number of references to valid blocks. -system.l2c.sampled_refs 407454 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.330332 # Average number of references to valid blocks. -system.l2c.warmup_cycle 5415654002 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 53688.105683 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 5378.814643 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 5989.071273 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 150.579784 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 67.414412 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.819215 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.082074 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.091386 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.002298 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.001029 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.996002 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 855139 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 732341 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 222061 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 70684 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1880225 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 820780 # number of Writeback hits -system.l2c.Writeback_hits::total 820780 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 163 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 274 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 437 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 48 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 26 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 74 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 155166 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 26038 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 181204 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 855139 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 887507 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 222061 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 96722 # number of demand (read+write) hits -system.l2c.demand_hits::total 2061429 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 855139 # number of overall hits -system.l2c.overall_hits::cpu0.data 887507 # number of overall hits -system.l2c.overall_hits::cpu1.inst 222061 # number of overall hits -system.l2c.overall_hits::cpu1.data 96722 # number of overall hits -system.l2c.overall_hits::total 2061429 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 13402 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 273000 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1871 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 879 # number of ReadReq misses -system.l2c.ReadReq_misses::total 289152 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2698 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1127 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 3825 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 423 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 448 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 871 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 111862 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 7571 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 119433 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 13402 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 384862 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1871 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 8450 # number of demand (read+write) misses -system.l2c.demand_misses::total 408585 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 13402 # number of overall misses -system.l2c.overall_misses::cpu0.data 384862 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1871 # number of overall misses -system.l2c.overall_misses::cpu1.data 8450 # number of overall misses -system.l2c.overall_misses::total 408585 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 813261500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 11720735498 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 126107500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 66824498 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 12726928996 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 1011000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 4739996 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 5750996 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1139500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 114000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 1253500 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 7926259499 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 948720500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 8874979999 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 813261500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 19646994997 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 126107500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1015544998 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 21601908995 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 813261500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 19646994997 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 126107500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1015544998 # number of overall miss cycles -system.l2c.overall_miss_latency::total 21601908995 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 868541 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 1005341 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 223932 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 71563 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2169377 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 820780 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 820780 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 2861 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1401 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 4262 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 471 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 474 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 945 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 267028 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 33609 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 300637 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 868541 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1272369 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 223932 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 105172 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2470014 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 868541 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1272369 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 223932 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 105172 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2470014 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015430 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.271550 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.008355 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.012283 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.133288 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.943027 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.804425 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.897466 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.898089 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.945148 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.921693 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.418915 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.225267 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.397266 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015430 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.302477 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.008355 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.080345 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.165418 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015430 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.302477 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.008355 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.080345 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.165418 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 60682.099687 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 42933.097062 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 67401.122394 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 76023.319681 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 44014.667013 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 374.722016 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4205.852706 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 1503.528366 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2693.853428 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 254.464286 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 1439.150402 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 70857.480637 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 125309.800555 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 74309.277997 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 60682.099687 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 51049.454082 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 67401.122394 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 120182.840000 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 52870.049060 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 60682.099687 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 51049.454082 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 67401.122394 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 120182.840000 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 52870.049060 # average overall miss latency +system.physmem.avgWrQLen 8.51 # Average write queue length over time +system.physmem.readRowHits 422765 # Number of row buffer hits during reads +system.physmem.writeRowHits 93696 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.78 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 76.64 # Row buffer hit rate for writes +system.physmem.avgGap 3313031.79 # Average gap between requests +system.l2c.replacements 343964 # number of replacements +system.l2c.tagsinuse 65331.328526 # Cycle average of tags in use +system.l2c.total_refs 2620978 # Total number of references to valid blocks. +system.l2c.sampled_refs 408975 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.408651 # Average number of references to valid blocks. +system.l2c.warmup_cycle 5576145752 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 53755.791166 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4185.940391 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 5467.030556 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 1355.812299 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 566.754114 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.820248 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.063872 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.083420 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.020688 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.008648 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.996877 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 717909 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 533580 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 356656 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 291510 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1899655 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 844133 # number of Writeback hits +system.l2c.Writeback_hits::total 844133 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 124 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 89 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 213 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 33 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 33 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 66 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 138119 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 53788 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 191907 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 717909 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 671699 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 356656 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 345298 # number of demand (read+write) hits +system.l2c.demand_hits::total 2091562 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 717909 # number of overall hits +system.l2c.overall_hits::cpu0.data 671699 # number of overall hits +system.l2c.overall_hits::cpu1.inst 356656 # number of overall hits +system.l2c.overall_hits::cpu1.data 345298 # number of overall hits +system.l2c.overall_hits::total 2091562 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 11558 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 272086 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 3797 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1924 # number of ReadReq misses +system.l2c.ReadReq_misses::total 289365 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 2537 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 537 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3074 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 59 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 99 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 158 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 105872 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 14967 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 120839 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 11558 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 377958 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 3797 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 16891 # number of demand (read+write) misses +system.l2c.demand_misses::total 410204 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 11558 # number of overall misses +system.l2c.overall_misses::cpu0.data 377958 # number of overall misses +system.l2c.overall_misses::cpu1.inst 3797 # number of overall misses +system.l2c.overall_misses::cpu1.data 16891 # number of overall misses +system.l2c.overall_misses::total 410204 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 785741000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 12284482500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 291007000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 130325998 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 13491556498 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 572500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 1115999 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 1688499 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 252000 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 68000 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 320000 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 6919340499 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1319798500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 8239138999 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 785741000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 19203822999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 291007000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 1450124498 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 21730695497 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 785741000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 19203822999 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 291007000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 1450124498 # number of overall miss cycles +system.l2c.overall_miss_latency::total 21730695497 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 729467 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 805666 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 360453 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 293434 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2189020 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 844133 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 844133 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 2661 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 626 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 3287 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 92 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 132 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 224 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 243991 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 68755 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 312746 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 729467 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1049657 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 360453 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 362189 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2501766 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 729467 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1049657 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 360453 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 362189 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2501766 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015844 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.337716 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010534 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.006557 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.132189 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.953401 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.857827 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.935199 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.641304 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.750000 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.705357 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.433918 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.217686 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.386381 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015844 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.360078 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010534 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.046636 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.163966 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015844 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.360078 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010534 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.046636 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.163966 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 67982.436408 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 45149.263468 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 76641.295760 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 67737.005198 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 46624.700631 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 225.660229 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2078.210428 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 549.283995 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4271.186441 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 686.868687 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 2025.316456 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 65355.717272 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 88180.563907 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 68182.780385 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 67982.436408 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 50809.410038 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 76641.295760 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 85851.903262 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 52975.337873 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 67982.436408 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 50809.410038 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 76641.295760 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 85851.903262 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 52975.337873 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -379,8 +379,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 79213 # number of writebacks -system.l2c.writebacks::total 79213 # number of writebacks +system.l2c.writebacks::writebacks 80731 # number of writebacks +system.l2c.writebacks::total 80731 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 16 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.data 1 # number of ReadReq MSHR hits @@ -393,111 +393,111 @@ system.l2c.overall_mshr_hits::cpu0.inst 1 # nu system.l2c.overall_mshr_hits::cpu1.inst 16 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 13401 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 273000 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1855 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 878 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 289134 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2698 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1127 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 3825 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 423 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 448 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 871 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 111862 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 7571 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 119433 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 13401 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 384862 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1855 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 8449 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 408567 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 13401 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 384862 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1855 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 8449 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 408567 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 644081442 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8187744767 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 101989522 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 55676772 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 8989492503 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 27208158 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 11300121 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 38508279 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 4442418 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4488947 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 8931365 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6555553694 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 854426889 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7409980583 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 644081442 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 14743298461 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 101989522 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 910103661 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 16399473086 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 644081442 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 14743298461 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 101989522 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 910103661 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 16399473086 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1363910000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28770000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1392680000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2007132500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 609318500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2616451000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3371042500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 638088500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 4009131000 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015429 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.271550 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.008284 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.012269 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.133280 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.943027 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.804425 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.897466 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.898089 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.945148 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.921693 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.418915 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.225267 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.397266 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015429 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.302477 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.008284 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.080335 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.165411 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015429 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.302477 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.008284 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.080335 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.165411 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 48062.192523 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 29991.739073 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 54980.874394 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63413.179954 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 31091.094451 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10084.565604 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10026.726708 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10067.523922 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10502.170213 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10019.970982 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10254.150402 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 58603.937834 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 112855.222428 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 62042.991326 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 48062.192523 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38308.012901 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 54980.874394 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 107717.322878 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40139.005563 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 48062.192523 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38308.012901 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 54980.874394 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 107717.322878 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40139.005563 # average overall mshr miss latency +system.l2c.ReadReq_mshr_misses::cpu0.inst 11557 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 272086 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 3781 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1923 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 289347 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 2537 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 537 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 3074 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 59 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 99 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 158 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 105872 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 14967 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 120839 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 11557 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 377958 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 3781 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 16890 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 410186 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 11557 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 377958 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 3781 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 16890 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 410186 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 641619734 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8951011686 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 243130799 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 134913103 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 9970675322 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 25435503 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5378029 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 30813532 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 621055 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 1001098 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 1622153 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5629376132 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1136913783 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 6766289915 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 641619734 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 14580387818 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 243130799 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1271826886 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 16736965237 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 641619734 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 14580387818 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 243130799 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1271826886 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 16736965237 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 929565000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 460091000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1389656000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1573030500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 890243000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2463273500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 2502595500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1350334000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 3852929500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.337716 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.006553 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.132181 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.953401 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.857827 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.935199 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.641304 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.750000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.705357 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.433918 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.217686 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.386381 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.360078 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.046633 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.163959 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015843 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.360078 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010490 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.046633 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.163959 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 32897.729710 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 70157.619865 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 34459.231725 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10025.819078 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10014.951583 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10023.920625 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10526.355932 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10112.101010 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10266.791139 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 53171.529130 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 75961.367208 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 55994.256118 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38576.740850 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 75300.585317 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40803.355641 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55517.844942 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38576.740850 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 64303.305739 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 75300.585317 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40803.355641 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -508,39 +508,39 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.replacements 41699 # number of replacements -system.iocache.tagsinuse 0.510808 # Cycle average of tags in use +system.iocache.replacements 41698 # number of replacements +system.iocache.tagsinuse 0.398700 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. -system.iocache.sampled_refs 41715 # Sample count of references to valid blocks. +system.iocache.sampled_refs 41714 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1705448726000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 0.510808 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.031925 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.031925 # Average percentage of cache occupancy -system.iocache.ReadReq_misses::tsunami.ide 179 # number of ReadReq misses -system.iocache.ReadReq_misses::total 179 # number of ReadReq misses +system.iocache.warmup_cycle 1706437655000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 0.398700 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.024919 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.024919 # Average percentage of cache occupancy +system.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses +system.iocache.ReadReq_misses::total 176 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses -system.iocache.demand_misses::tsunami.ide 41731 # number of demand (read+write) misses -system.iocache.demand_misses::total 41731 # number of demand (read+write) misses -system.iocache.overall_misses::tsunami.ide 41731 # number of overall misses -system.iocache.overall_misses::total 41731 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21606998 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21606998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 9515470806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 9515470806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 9537077804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 9537077804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 9537077804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 9537077804 # number of overall miss cycles -system.iocache.ReadReq_accesses::tsunami.ide 179 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 179 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::tsunami.ide 41728 # number of demand (read+write) misses +system.iocache.demand_misses::total 41728 # number of demand (read+write) misses +system.iocache.overall_misses::tsunami.ide 41728 # number of overall misses +system.iocache.overall_misses::total 41728 # number of overall misses +system.iocache.ReadReq_miss_latency::tsunami.ide 21267998 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21267998 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10658856806 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10658856806 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10680124804 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10680124804 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10680124804 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10680124804 # number of overall miss cycles +system.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::tsunami.ide 41731 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 41731 # number of demand (read+write) accesses -system.iocache.overall_accesses::tsunami.ide 41731 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 41731 # number of overall (read+write) accesses +system.iocache.demand_accesses::tsunami.ide 41728 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 41728 # number of demand (read+write) accesses +system.iocache.overall_accesses::tsunami.ide 41728 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 41728 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses @@ -549,40 +549,40 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120709.486034 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 120709.486034 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 229001.511504 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 229001.511504 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 228537.006158 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 228537.006158 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 228537.006158 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 228537.006158 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 190616 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120840.897727 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 120840.897727 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 256518.502262 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 256518.502262 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 255946.242427 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 255946.242427 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 255946.242427 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 255946.242427 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 284980 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 22877 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 27128 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.332211 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.505013 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 41520 # number of writebacks -system.iocache.writebacks::total 41520 # number of writebacks -system.iocache.ReadReq_mshr_misses::tsunami.ide 179 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 179 # number of ReadReq MSHR misses +system.iocache.writebacks::writebacks 41522 # number of writebacks +system.iocache.writebacks::total 41522 # number of writebacks +system.iocache.ReadReq_mshr_misses::tsunami.ide 176 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 176 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::tsunami.ide 41731 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 41731 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::tsunami.ide 41731 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 41731 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12298000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12298000 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 7352694535 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 7352694535 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 7364992535 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 7364992535 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 7364992535 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 7364992535 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::tsunami.ide 41728 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 41728 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::tsunami.ide 41728 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 41728 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12115250 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12115250 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8496857845 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8496857845 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8508973095 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8508973095 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8508973095 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8508973095 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -591,14 +591,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68703.910615 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 68703.910615 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 176951.639753 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 176951.639753 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 176487.324411 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 176487.324411 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 176487.324411 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 176487.324411 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68836.647727 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 68836.647727 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204487.337433 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 204487.337433 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203915.191119 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 203915.191119 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203915.191119 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 203915.191119 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -612,35 +612,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 12372868 # Number of BP lookups -system.cpu0.branchPred.condPredicted 10433314 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 330387 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 8151024 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 5278103 # Number of BTB hits +system.cpu0.branchPred.lookups 10581841 # Number of BP lookups +system.cpu0.branchPred.condPredicted 8959361 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 281985 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 7046138 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 4567974 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 64.753864 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 784011 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 32544 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 64.829471 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 656046 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 29257 # Number of incorrect RAS predictions. system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 8796431 # DTB read hits -system.cpu0.dtb.read_misses 31428 # DTB read misses -system.cpu0.dtb.read_acv 541 # DTB read access violations -system.cpu0.dtb.read_accesses 625134 # DTB read accesses -system.cpu0.dtb.write_hits 5759616 # DTB write hits -system.cpu0.dtb.write_misses 8293 # DTB write misses -system.cpu0.dtb.write_acv 340 # DTB write access violations -system.cpu0.dtb.write_accesses 208056 # DTB write accesses -system.cpu0.dtb.data_hits 14556047 # DTB hits -system.cpu0.dtb.data_misses 39721 # DTB misses -system.cpu0.dtb.data_acv 881 # DTB access violations -system.cpu0.dtb.data_accesses 833190 # DTB accesses -system.cpu0.itb.fetch_hits 984271 # ITB hits -system.cpu0.itb.fetch_misses 30098 # ITB misses -system.cpu0.itb.fetch_acv 957 # ITB acv -system.cpu0.itb.fetch_accesses 1014369 # ITB accesses +system.cpu0.dtb.read_hits 7560815 # DTB read hits +system.cpu0.dtb.read_misses 30461 # DTB read misses +system.cpu0.dtb.read_acv 538 # DTB read access violations +system.cpu0.dtb.read_accesses 623625 # DTB read accesses +system.cpu0.dtb.write_hits 5040625 # DTB write hits +system.cpu0.dtb.write_misses 7520 # DTB write misses +system.cpu0.dtb.write_acv 334 # DTB write access violations +system.cpu0.dtb.write_accesses 206551 # DTB write accesses +system.cpu0.dtb.data_hits 12601440 # DTB hits +system.cpu0.dtb.data_misses 37981 # DTB misses +system.cpu0.dtb.data_acv 872 # DTB access violations +system.cpu0.dtb.data_accesses 830176 # DTB accesses +system.cpu0.itb.fetch_hits 911527 # ITB hits +system.cpu0.itb.fetch_misses 30644 # ITB misses +system.cpu0.itb.fetch_acv 921 # ITB acv +system.cpu0.itb.fetch_accesses 942171 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -653,269 +653,269 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 101814962 # number of cpu cycles simulated +system.cpu0.numCycles 89753559 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 24931217 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 63627814 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 12372868 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 6062114 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 11958171 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1721751 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 36639586 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 31996 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 197160 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 291451 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 250 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 7650026 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 223701 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 75155119 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.846620 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.185016 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 21107693 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 54367118 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 10581841 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 5224020 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 10262063 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1458036 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 30903552 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 30207 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 199263 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 186050 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 96 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 6657299 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 195043 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 63623646 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.854511 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.189260 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 63196948 84.09% 84.09% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 760434 1.01% 85.10% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1555219 2.07% 87.17% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 695943 0.93% 88.10% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 2597980 3.46% 91.55% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 515321 0.69% 92.24% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 570202 0.76% 93.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 825200 1.10% 94.10% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4437872 5.90% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 53361583 83.87% 83.87% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 672459 1.06% 84.93% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1316592 2.07% 87.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 583007 0.92% 87.91% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 2295308 3.61% 91.52% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 445844 0.70% 92.22% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 472664 0.74% 92.96% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 743494 1.17% 94.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 3732695 5.87% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 75155119 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.121523 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.624936 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 26159678 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 36134055 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 10861438 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 929510 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1070437 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 506952 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 35177 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 62384726 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 105081 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1070437 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 27188236 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 14621537 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 18000496 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 10158555 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 4115856 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 58951339 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 6767 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 643786 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1455498 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 39478397 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 71801839 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 71417626 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 384213 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 34623741 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 4854648 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1439423 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 209577 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 11309679 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 9204846 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 6035425 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1140474 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 743155 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 52262338 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1790513 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 51072320 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 91453 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 5903524 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 3097982 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 1211963 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 75155119 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.679559 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.328921 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 63623646 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.117899 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.605738 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 22232367 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 30357900 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 9303163 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 825009 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 905206 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 419214 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 29823 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 53368764 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 92723 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 905206 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 23093913 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 11627753 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 15736016 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 8768275 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3492481 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 50503220 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 6655 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 393829 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1341574 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 33876980 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 61564678 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 61250531 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 314147 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 29813717 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 4063255 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 1268860 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 187899 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 9409132 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 7922191 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 5257693 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 964170 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 651506 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 44858999 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1558626 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 43884207 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 67322 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 4967350 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 2566909 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 1055206 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 63623646 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.689747 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.329677 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 52460165 69.80% 69.80% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 10326519 13.74% 83.54% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4642920 6.18% 89.72% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 3073584 4.09% 93.81% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2437230 3.24% 97.05% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1208862 1.61% 98.66% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 646282 0.86% 99.52% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 308169 0.41% 99.93% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 51388 0.07% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 43919799 69.03% 69.03% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 9075335 14.26% 83.29% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 4098408 6.44% 89.74% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2614119 4.11% 93.85% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2006211 3.15% 97.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1055812 1.66% 98.66% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 551217 0.87% 99.52% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 263467 0.41% 99.94% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 39278 0.06% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 75155119 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 63623646 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 82854 12.32% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 1 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 12.32% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 311669 46.35% 58.67% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 277938 41.33% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 62740 10.88% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 10.88% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 271097 47.03% 57.91% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 242616 42.09% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 3774 0.01% 0.01% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 35204584 68.93% 68.94% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 56105 0.11% 69.05% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 69.05% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 15686 0.03% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 1879 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.08% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9153958 17.92% 87.01% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5827340 11.41% 98.42% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 808994 1.58% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 3777 0.01% 0.01% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 30137882 68.68% 68.68% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 45897 0.10% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.79% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 14285 0.03% 68.82% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.82% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.82% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.82% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 1879 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.83% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 7870096 17.93% 86.76% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5096964 11.61% 98.37% # Type of FU issued +system.cpu0.iq.FU_type_0::IprAccess 713427 1.63% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 51072320 # Type of FU issued -system.cpu0.iq.rate 0.501619 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 672462 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.013167 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 177512873 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 59702358 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 50032811 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 550800 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 266343 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 260046 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 51452584 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 288424 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 541788 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 43884207 # Type of FU issued +system.cpu0.iq.rate 0.488941 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 576453 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.013136 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 151584762 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 51176195 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 43017955 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 451072 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 219118 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 212749 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 44220901 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 235982 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 487348 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1120800 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 2789 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 12579 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 457772 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 958085 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2941 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 10552 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 366818 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 18421 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 147130 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 13186 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 117811 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1070437 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 10393328 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 793846 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 57261563 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 642303 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 9204846 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 6035425 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 1577054 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 582295 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 5281 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 12579 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 164111 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 347239 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 511350 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 50686887 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 8851053 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 385432 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 905206 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 8069118 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 677733 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 49115212 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 536411 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 7922191 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 5257693 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 1375945 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 564143 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 4652 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 10552 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 138850 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 301409 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 440259 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 43556869 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 7611218 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 327337 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 3208712 # number of nop insts executed -system.cpu0.iew.exec_refs 14632506 # number of memory reference insts executed -system.cpu0.iew.exec_branches 8068479 # Number of branches executed -system.cpu0.iew.exec_stores 5781453 # Number of stores executed -system.cpu0.iew.exec_rate 0.497833 # Inst execution rate -system.cpu0.iew.wb_sent 50383937 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 50292857 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 25094352 # num instructions producing a value -system.cpu0.iew.wb_consumers 33818001 # num instructions consuming a value +system.cpu0.iew.exec_nop 2697587 # number of nop insts executed +system.cpu0.iew.exec_refs 12670581 # number of memory reference insts executed +system.cpu0.iew.exec_branches 6879787 # Number of branches executed +system.cpu0.iew.exec_stores 5059363 # Number of stores executed +system.cpu0.iew.exec_rate 0.485294 # Inst execution rate +system.cpu0.iew.wb_sent 43311636 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 43230704 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 21537449 # num instructions producing a value +system.cpu0.iew.wb_consumers 28771492 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.493963 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.742041 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.481660 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.748569 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6371688 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 578550 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 477828 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 74084682 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.685601 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.604018 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 5358562 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 503420 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 412035 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 62718440 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.696169 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.614251 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 55026515 74.28% 74.28% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7939418 10.72% 84.99% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 4342581 5.86% 90.85% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 2354466 3.18% 94.03% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1312338 1.77% 95.80% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 550007 0.74% 96.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 466229 0.63% 97.17% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 437204 0.59% 97.76% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1655924 2.24% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 46279929 73.79% 73.79% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 6945490 11.07% 84.86% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 3654930 5.83% 90.69% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 2050520 3.27% 93.96% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1130391 1.80% 95.76% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 454158 0.72% 96.49% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 393863 0.63% 97.12% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 373108 0.59% 97.71% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1436051 2.29% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 74084682 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 50792559 # Number of instructions committed -system.cpu0.commit.committedOps 50792559 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 62718440 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 43662606 # Number of instructions committed +system.cpu0.commit.committedOps 43662606 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 13661699 # Number of memory references committed -system.cpu0.commit.loads 8084046 # Number of loads committed -system.cpu0.commit.membars 197074 # Number of memory barriers committed -system.cpu0.commit.branches 7671683 # Number of branches committed -system.cpu0.commit.fp_insts 257823 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 47034170 # Number of committed integer instructions. -system.cpu0.commit.function_calls 648346 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1655924 # number cycles where commit BW limit reached +system.cpu0.commit.refs 11854981 # Number of memory references committed +system.cpu0.commit.loads 6964106 # Number of loads committed +system.cpu0.commit.membars 168172 # Number of memory barriers committed +system.cpu0.commit.branches 6551324 # Number of branches committed +system.cpu0.commit.fp_insts 210613 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 40489033 # Number of committed integer instructions. +system.cpu0.commit.function_calls 540020 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1436051 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 129398549 # The number of ROB reads -system.cpu0.rob.rob_writes 115399767 # The number of ROB writes -system.cpu0.timesIdled 1054205 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 26659843 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 3701617819 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 47867129 # Number of Instructions Simulated -system.cpu0.committedOps 47867129 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 47867129 # Number of Instructions Simulated -system.cpu0.cpi 2.127033 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.127033 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.470138 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.470138 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 66695316 # number of integer regfile reads -system.cpu0.int_regfile_writes 36408183 # number of integer regfile writes -system.cpu0.fp_regfile_reads 127649 # number of floating regfile reads -system.cpu0.fp_regfile_writes 129302 # number of floating regfile writes -system.cpu0.misc_regfile_reads 1695809 # number of misc regfile reads -system.cpu0.misc_regfile_writes 808592 # number of misc regfile writes +system.cpu0.rob.rob_reads 110111593 # The number of ROB reads +system.cpu0.rob.rob_writes 98948174 # The number of ROB writes +system.cpu0.timesIdled 879648 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 26129913 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 3707863967 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 41199881 # Number of Instructions Simulated +system.cpu0.committedOps 41199881 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 41199881 # Number of Instructions Simulated +system.cpu0.cpi 2.178491 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.178491 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.459033 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.459033 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 57370310 # number of integer regfile reads +system.cpu0.int_regfile_writes 31317782 # number of integer regfile writes +system.cpu0.fp_regfile_reads 104569 # number of floating regfile reads +system.cpu0.fp_regfile_writes 105332 # number of floating regfile writes +system.cpu0.misc_regfile_reads 1463769 # number of misc regfile reads +system.cpu0.misc_regfile_writes 718581 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -947,245 +947,245 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 867960 # number of replacements -system.cpu0.icache.tagsinuse 510.328414 # Cycle average of tags in use -system.cpu0.icache.total_refs 6737923 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 868472 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 7.758365 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 20312098000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 510.328414 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.996735 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.996735 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 6737923 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6737923 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 6737923 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6737923 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 6737923 # number of overall hits -system.cpu0.icache.overall_hits::total 6737923 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 912101 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 912101 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 912101 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 912101 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 912101 # number of overall misses -system.cpu0.icache.overall_misses::total 912101 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 12723011493 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 12723011493 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 12723011493 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 12723011493 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 12723011493 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 12723011493 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 7650024 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 7650024 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 7650024 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 7650024 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 7650024 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 7650024 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.119229 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.119229 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.119229 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.119229 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.119229 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.119229 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13949.125692 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13949.125692 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13949.125692 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13949.125692 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13949.125692 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13949.125692 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3314 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 438 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 144 # number of cycles access was blocked +system.cpu0.icache.replacements 728874 # number of replacements +system.cpu0.icache.tagsinuse 510.265304 # Cycle average of tags in use +system.cpu0.icache.total_refs 5890439 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 729383 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 8.075920 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 20962478000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 510.265304 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.996612 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.996612 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 5890439 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 5890439 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5890439 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 5890439 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5890439 # number of overall hits +system.cpu0.icache.overall_hits::total 5890439 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 766860 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 766860 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 766860 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 766860 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 766860 # number of overall misses +system.cpu0.icache.overall_misses::total 766860 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10795349496 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 10795349496 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 10795349496 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 10795349496 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 10795349496 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 10795349496 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 6657299 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 6657299 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 6657299 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 6657299 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 6657299 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 6657299 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.115191 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.115191 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.115191 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.115191 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.115191 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.115191 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14077.340709 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14077.340709 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14077.340709 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14077.340709 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14077.340709 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14077.340709 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 2177 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 468 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 128 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 23.013889 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets 438 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 17.007812 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets 468 # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 43445 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 43445 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 43445 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 43445 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 43445 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 43445 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 868656 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 868656 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 868656 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 868656 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 868656 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 868656 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10487782996 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 10487782996 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10487782996 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 10487782996 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10487782996 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 10487782996 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.113549 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.113549 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.113549 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.113549 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.113549 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.113549 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12073.574575 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12073.574575 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12073.574575 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12073.574575 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12073.574575 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12073.574575 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 37318 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 37318 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 37318 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 37318 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 37318 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 37318 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 729542 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 729542 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 729542 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 729542 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 729542 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 729542 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8901782997 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 8901782997 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8901782997 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 8901782997 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8901782997 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 8901782997 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.109585 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.109585 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.109585 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.109585 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12201.878709 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12201.878709 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12201.878709 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12201.878709 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1274576 # number of replacements -system.cpu0.dcache.tagsinuse 505.658053 # Cycle average of tags in use -system.cpu0.dcache.total_refs 10359284 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1275088 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 8.124368 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 21802000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 505.658053 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.987613 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.987613 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6368256 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6368256 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3633863 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3633863 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 160621 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 160621 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 185111 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 185111 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10002119 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 10002119 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10002119 # number of overall hits -system.cpu0.dcache.overall_hits::total 10002119 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1588144 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1588144 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1741180 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1741180 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20406 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 20406 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2921 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 2921 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3329324 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3329324 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 3329324 # number of overall misses -system.cpu0.dcache.overall_misses::total 3329324 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34092049500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 34092049500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 69554473067 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 69554473067 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 288471000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 288471000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 21390500 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 21390500 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 103646522567 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 103646522567 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 103646522567 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 103646522567 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7956400 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7956400 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5375043 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5375043 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 181027 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 181027 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 188032 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 188032 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 13331443 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 13331443 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 13331443 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 13331443 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.199606 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.199606 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.323938 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.323938 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.112724 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.112724 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.015535 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.015535 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.249735 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.249735 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.249735 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.249735 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 21466.598432 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 21466.598432 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 39946.744775 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 39946.744775 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14136.577477 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14136.577477 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7323.005820 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7323.005820 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31131.401620 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 31131.401620 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31131.401620 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 31131.401620 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 2393556 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 1763 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 48538 # number of cycles access was blocked +system.cpu0.dcache.replacements 1051655 # number of replacements +system.cpu0.dcache.tagsinuse 479.291529 # Cycle average of tags in use +system.cpu0.dcache.total_refs 8945957 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1052167 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 8.502412 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 22123000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 479.291529 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.936116 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.936116 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 5529733 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 5529733 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3096724 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3096724 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 145068 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 145068 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 167974 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 167974 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 8626457 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 8626457 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 8626457 # number of overall hits +system.cpu0.dcache.overall_hits::total 8626457 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1297164 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1297164 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1613226 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1613226 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 15668 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 15668 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 766 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 766 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 2910390 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2910390 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 2910390 # number of overall misses +system.cpu0.dcache.overall_misses::total 2910390 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 30009249500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 30009249500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 61556935480 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 61556935480 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 231982500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 231982500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4680500 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 4680500 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 91566184980 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 91566184980 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 91566184980 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 91566184980 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6826897 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 6826897 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4709950 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4709950 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 160736 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 160736 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 168740 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 168740 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 11536847 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 11536847 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 11536847 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 11536847 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.190008 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.190008 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.342514 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.342514 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.097477 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.097477 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.004540 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.004540 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.252269 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.252269 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.252269 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.252269 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23134.506893 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 23134.506893 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38157.663886 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38157.663886 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14806.133521 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14806.133521 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6110.313316 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6110.313316 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31461.826415 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 31461.826415 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31461.826415 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 31461.826415 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 2024468 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 671 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 45038 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 49.313033 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 251.857143 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 44.950220 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 95.857143 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 749955 # number of writebacks -system.cpu0.dcache.writebacks::total 749955 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 587926 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 587926 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1468148 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1468148 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4517 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4517 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 2056074 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 2056074 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 2056074 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 2056074 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1000218 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 1000218 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 273032 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 273032 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15889 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15889 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2921 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 2921 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1273250 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1273250 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1273250 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1273250 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21325955000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21325955000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10169026713 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10169026713 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 181062500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 181062500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 15548500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 15548500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31494981713 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 31494981713 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31494981713 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 31494981713 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1455479000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1455479000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2128324998 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2128324998 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3583803998 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3583803998 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.125712 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.125712 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050796 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050796 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.087771 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.087771 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.015535 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.015535 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.095507 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.095507 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.095507 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.095507 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21321.306955 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21321.306955 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37244.816406 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37244.816406 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11395.462269 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11395.462269 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5323.005820 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5323.005820 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24735.897674 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24735.897674 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24735.897674 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24735.897674 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 554167 # number of writebacks +system.cpu0.dcache.writebacks::total 554167 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 497870 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 497870 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1365575 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1365575 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 3772 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 3772 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1863445 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1863445 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1863445 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1863445 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 799294 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 799294 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 247651 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 247651 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 11896 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11896 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 766 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 766 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1046945 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1046945 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1046945 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1046945 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 19199342000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 19199342000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8924614838 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8924614838 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 148344000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 148344000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3148500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3148500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 28123956838 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 28123956838 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 28123956838 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 28123956838 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 991461500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 991461500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1668991999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1668991999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2660453499 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2660453499 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.117080 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.117080 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.052580 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.052580 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.074010 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.074010 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.004540 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.004540 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.090748 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.090748 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.090748 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.090748 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24020.375481 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24020.375481 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36037.063602 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36037.063602 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12470.073974 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12470.073974 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4110.313316 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4110.313316 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 26862.878984 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26862.878984 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26862.878984 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26862.878984 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1193,35 +1193,35 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 2617746 # Number of BP lookups -system.cpu1.branchPred.condPredicted 2161338 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 77903 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 1516620 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 873996 # Number of BTB hits +system.cpu1.branchPred.lookups 4327546 # Number of BP lookups +system.cpu1.branchPred.condPredicted 3555815 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 137782 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 2736457 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 1529937 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 57.627883 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 182212 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 8242 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 55.909411 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 311519 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 14646 # Number of incorrect RAS predictions. system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 1943067 # DTB read hits -system.cpu1.dtb.read_misses 10795 # DTB read misses -system.cpu1.dtb.read_acv 23 # DTB read access violations -system.cpu1.dtb.read_accesses 324453 # DTB read accesses -system.cpu1.dtb.write_hits 1254400 # DTB write hits -system.cpu1.dtb.write_misses 2201 # DTB write misses -system.cpu1.dtb.write_acv 63 # DTB write access violations -system.cpu1.dtb.write_accesses 132933 # DTB write accesses -system.cpu1.dtb.data_hits 3197467 # DTB hits -system.cpu1.dtb.data_misses 12996 # DTB misses -system.cpu1.dtb.data_acv 86 # DTB access violations -system.cpu1.dtb.data_accesses 457386 # DTB accesses -system.cpu1.itb.fetch_hits 434450 # ITB hits -system.cpu1.itb.fetch_misses 7705 # ITB misses -system.cpu1.itb.fetch_acv 232 # ITB acv -system.cpu1.itb.fetch_accesses 442155 # ITB accesses +system.cpu1.dtb.read_hits 3068448 # DTB read hits +system.cpu1.dtb.read_misses 13337 # DTB read misses +system.cpu1.dtb.read_acv 21 # DTB read access violations +system.cpu1.dtb.read_accesses 325420 # DTB read accesses +system.cpu1.dtb.write_hits 1915630 # DTB write hits +system.cpu1.dtb.write_misses 2521 # DTB write misses +system.cpu1.dtb.write_acv 68 # DTB write access violations +system.cpu1.dtb.write_accesses 132592 # DTB write accesses +system.cpu1.dtb.data_hits 4984078 # DTB hits +system.cpu1.dtb.data_misses 15858 # DTB misses +system.cpu1.dtb.data_acv 89 # DTB access violations +system.cpu1.dtb.data_accesses 458012 # DTB accesses +system.cpu1.itb.fetch_hits 498592 # ITB hits +system.cpu1.itb.fetch_misses 6957 # ITB misses +system.cpu1.itb.fetch_acv 210 # ITB acv +system.cpu1.itb.fetch_accesses 505549 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1234,508 +1234,508 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 16039611 # number of cpu cycles simulated +system.cpu1.numCycles 28341850 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 6032367 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 12375417 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 2617746 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 1056208 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 2219979 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 406574 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 6282819 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 27064 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 67109 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 53469 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 26 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 1501296 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 52568 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 14943285 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.828159 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.202626 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 9666058 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 20746660 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 4327546 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 1841456 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 3769607 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 667538 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 11516910 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 24752 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 65971 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 157862 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 117 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 2430728 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 90320 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 25638274 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.809207 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.171586 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 12723306 85.14% 85.14% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 143447 0.96% 86.10% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 238457 1.60% 87.70% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 178791 1.20% 88.90% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 308600 2.07% 90.96% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 118341 0.79% 91.75% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 133550 0.89% 92.65% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 199066 1.33% 93.98% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 899727 6.02% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 21868667 85.30% 85.30% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 217825 0.85% 86.15% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 471767 1.84% 87.99% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 290566 1.13% 89.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 572691 2.23% 91.35% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 192619 0.75% 92.11% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 225020 0.88% 92.98% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 283328 1.11% 94.09% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 1515791 5.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 14943285 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.163205 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.771553 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 5967965 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 6534138 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 2076282 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 111928 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 252971 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 114663 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 7593 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 12129871 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 22496 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 252971 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 6175430 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 499012 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 5393527 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 1978606 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 643737 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 11250530 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 66 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 56207 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 157985 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 7407591 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 13449617 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 13309138 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 140479 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 6324692 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 1082899 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 450684 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 43314 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 1976964 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 2055976 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 1329039 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 193469 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 109268 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 9879442 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 495628 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 9611427 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 29957 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 1443490 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 718060 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 356268 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 14943285 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.643194 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.319140 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 25638274 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.152691 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.732015 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 9733408 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 11767392 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 3496252 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 218180 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 423041 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 197160 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 14107 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 20339380 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 42509 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 423041 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 10090973 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 3436285 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 7189136 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 3265501 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 1233336 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 19035683 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 265 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 302354 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 266371 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 12573410 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 22727510 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 22552449 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 175061 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 10671795 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 1901615 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 598380 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 62207 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 3655619 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 3246585 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 2021315 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 341799 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 191681 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 16730301 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 718132 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 16236732 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 38678 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 2401085 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 1178363 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 514161 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 25638274 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.633301 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.313801 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 10722627 71.76% 71.76% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 1934278 12.94% 84.70% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 829364 5.55% 90.25% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 551304 3.69% 93.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 470726 3.15% 97.09% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 216087 1.45% 98.54% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 139402 0.93% 99.47% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 71218 0.48% 99.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 8279 0.06% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 18618463 72.62% 72.62% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 3106773 12.12% 84.74% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 1368758 5.34% 90.08% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 986929 3.85% 93.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 856057 3.34% 97.26% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 349630 1.36% 98.63% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 219211 0.86% 99.48% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 115612 0.45% 99.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 16841 0.07% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 14943285 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 25638274 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 3634 1.84% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.84% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 107033 54.32% 56.16% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 86373 43.84% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 22162 7.89% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 7.89% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 144030 51.29% 59.18% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 114619 40.82% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 3526 0.04% 0.04% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 5997328 62.40% 62.43% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 16465 0.17% 62.61% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 10793 0.11% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 1763 0.02% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.74% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 2032935 21.15% 83.89% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 1277891 13.30% 97.18% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 270726 2.82% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 3527 0.02% 0.02% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 10692350 65.85% 65.87% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 24766 0.15% 66.03% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 66.03% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 11484 0.07% 66.10% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 66.10% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 66.10% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 66.10% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 1763 0.01% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 3204356 19.74% 85.84% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 1945149 11.98% 97.82% # Type of FU issued +system.cpu1.iq.FU_type_0::IprAccess 353337 2.18% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 9611427 # Type of FU issued -system.cpu1.iq.rate 0.599231 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 197040 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.020501 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 34189984 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 11721176 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 9344184 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 203152 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 99152 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 96176 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 9699010 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 105931 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 93506 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 16236732 # Type of FU issued +system.cpu1.iq.rate 0.572889 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 280811 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.017295 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 58178646 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 19730507 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 15830008 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 252581 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 122599 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 119620 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 16382145 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 131871 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 151965 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 286352 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 1028 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 1836 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 129863 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 456957 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 998 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 3692 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 187617 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 382 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 9210 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 5626 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 16438 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 252971 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 330484 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 40597 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 10884350 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 145943 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 2055976 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 1329039 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 449000 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 33362 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 2246 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 1836 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 35752 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 100142 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 135894 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 9521603 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 1961135 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 89824 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 423041 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 2638422 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 162147 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 18437863 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 211636 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 3246585 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 2021315 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 643129 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 60084 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 2152 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 3692 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 66784 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 149088 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 215872 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 16080551 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 3090638 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 156181 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 509280 # number of nop insts executed -system.cpu1.iew.exec_refs 3223669 # number of memory reference insts executed -system.cpu1.iew.exec_branches 1421889 # Number of branches executed -system.cpu1.iew.exec_stores 1262534 # Number of stores executed -system.cpu1.iew.exec_rate 0.593631 # Inst execution rate -system.cpu1.iew.wb_sent 9469121 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 9440360 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 4419848 # num instructions producing a value -system.cpu1.iew.wb_consumers 6207573 # num instructions consuming a value +system.cpu1.iew.exec_nop 989430 # number of nop insts executed +system.cpu1.iew.exec_refs 5015230 # number of memory reference insts executed +system.cpu1.iew.exec_branches 2535241 # Number of branches executed +system.cpu1.iew.exec_stores 1924592 # Number of stores executed +system.cpu1.iew.exec_rate 0.567378 # Inst execution rate +system.cpu1.iew.wb_sent 15988482 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 15949628 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 7724743 # num instructions producing a value +system.cpu1.iew.wb_consumers 10881499 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.588565 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.712009 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.562759 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.709897 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 1489613 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 139360 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 127942 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 14690314 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.634143 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.577922 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 2575173 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 203971 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 201824 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 25215233 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.626683 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.561616 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 11205689 76.28% 76.28% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 1626477 11.07% 87.35% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 606444 4.13% 91.48% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 368240 2.51% 93.99% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 264133 1.80% 95.78% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 104886 0.71% 96.50% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 108759 0.74% 97.24% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 107326 0.73% 97.97% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 298360 2.03% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 19361338 76.78% 76.78% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 2499341 9.91% 86.70% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 1261575 5.00% 91.70% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 645749 2.56% 94.26% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 410067 1.63% 95.89% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 193046 0.77% 96.65% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 184525 0.73% 97.38% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 147171 0.58% 97.97% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 512421 2.03% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 14690314 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 9315763 # Number of instructions committed -system.cpu1.commit.committedOps 9315763 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 25215233 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 15801951 # Number of instructions committed +system.cpu1.commit.committedOps 15801951 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 2968800 # Number of memory references committed -system.cpu1.commit.loads 1769624 # Number of loads committed -system.cpu1.commit.membars 44277 # Number of memory barriers committed -system.cpu1.commit.branches 1334383 # Number of branches committed -system.cpu1.commit.fp_insts 94889 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 8635888 # Number of committed integer instructions. -system.cpu1.commit.function_calls 148923 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 298360 # number cycles where commit BW limit reached +system.cpu1.commit.refs 4623326 # Number of memory references committed +system.cpu1.commit.loads 2789628 # Number of loads committed +system.cpu1.commit.membars 68640 # Number of memory barriers committed +system.cpu1.commit.branches 2366242 # Number of branches committed +system.cpu1.commit.fp_insts 118314 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 14589318 # Number of committed integer instructions. +system.cpu1.commit.function_calls 250839 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 512421 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 25106022 # The number of ROB reads -system.cpu1.rob.rob_writes 21862282 # The number of ROB writes -system.cpu1.timesIdled 131003 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 1096326 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 3786825078 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 8868192 # Number of Instructions Simulated -system.cpu1.committedOps 8868192 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 8868192 # Number of Instructions Simulated -system.cpu1.cpi 1.808668 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.808668 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.552893 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.552893 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 12288735 # number of integer regfile reads -system.cpu1.int_regfile_writes 6719305 # number of integer regfile writes -system.cpu1.fp_regfile_reads 52595 # number of floating regfile reads -system.cpu1.fp_regfile_writes 52295 # number of floating regfile writes -system.cpu1.misc_regfile_reads 519807 # number of misc regfile reads -system.cpu1.misc_regfile_writes 218837 # number of misc regfile writes -system.cpu1.icache.replacements 223384 # number of replacements -system.cpu1.icache.tagsinuse 470.911172 # Cycle average of tags in use -system.cpu1.icache.total_refs 1268764 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 223896 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 5.666756 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 1876151234000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 470.911172 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.919748 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.919748 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 1268764 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 1268764 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 1268764 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 1268764 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 1268764 # number of overall hits -system.cpu1.icache.overall_hits::total 1268764 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 232532 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 232532 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 232532 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 232532 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 232532 # number of overall misses -system.cpu1.icache.overall_misses::total 232532 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3191119498 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 3191119498 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 3191119498 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 3191119498 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 3191119498 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 3191119498 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 1501296 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 1501296 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 1501296 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 1501296 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 1501296 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 1501296 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.154888 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.154888 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.154888 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.154888 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.154888 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.154888 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13723.356347 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13723.356347 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13723.356347 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13723.356347 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13723.356347 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13723.356347 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 852 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 23 # number of cycles access was blocked -system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 37.043478 # average number of cycles each access was blocked -system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu1.rob.rob_reads 42991260 # The number of ROB reads +system.cpu1.rob.rob_writes 37176651 # The number of ROB writes +system.cpu1.timesIdled 292999 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 2703576 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 3768655732 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 14927555 # Number of Instructions Simulated +system.cpu1.committedOps 14927555 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 14927555 # Number of Instructions Simulated +system.cpu1.cpi 1.898626 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.898626 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.526697 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.526697 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 20802804 # number of integer regfile reads +system.cpu1.int_regfile_writes 11409368 # number of integer regfile writes +system.cpu1.fp_regfile_reads 63889 # number of floating regfile reads +system.cpu1.fp_regfile_writes 64169 # number of floating regfile writes +system.cpu1.misc_regfile_reads 688257 # number of misc regfile reads +system.cpu1.misc_regfile_writes 294653 # number of misc regfile writes +system.cpu1.icache.replacements 359909 # number of replacements +system.cpu1.icache.tagsinuse 505.656535 # Cycle average of tags in use +system.cpu1.icache.total_refs 2054105 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 360421 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 5.699182 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 43308699500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 505.656535 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.987610 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.987610 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 2054105 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 2054105 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 2054105 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 2054105 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 2054105 # number of overall hits +system.cpu1.icache.overall_hits::total 2054105 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 376623 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 376623 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 376623 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 376623 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 376623 # number of overall misses +system.cpu1.icache.overall_misses::total 376623 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5258660997 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 5258660997 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 5258660997 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 5258660997 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 5258660997 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 5258660997 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 2430728 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 2430728 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 2430728 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 2430728 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 2430728 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 2430728 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.154942 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.154942 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.154942 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.154942 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.154942 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.154942 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13962.665575 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13962.665575 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13962.665575 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13962.665575 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13962.665575 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13962.665575 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 2479 # number of cycles access was blocked +system.cpu1.icache.blocked_cycles::no_targets 1476 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 54 # number of cycles access was blocked +system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 45.907407 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_targets 1476 # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 8568 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 8568 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 8568 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 8568 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 8568 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 8568 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 223964 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 223964 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 223964 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 223964 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 223964 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 223964 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2651052998 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 2651052998 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2651052998 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 2651052998 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2651052998 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 2651052998 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.149180 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.149180 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.149180 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.149180 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.149180 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.149180 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11836.960395 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11836.960395 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11836.960395 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11836.960395 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11836.960395 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11836.960395 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 16134 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 16134 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 16134 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 16134 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 16134 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 16134 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 360489 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 360489 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 360489 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 360489 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 360489 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 360489 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 4342433998 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 4342433998 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 4342433998 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 4342433998 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 4342433998 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 4342433998 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.148305 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.148305 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.148305 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.148305 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12045.954240 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 12045.954240 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12045.954240 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 12045.954240 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 107089 # number of replacements -system.cpu1.dcache.tagsinuse 492.773988 # Cycle average of tags in use -system.cpu1.dcache.total_refs 2615920 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 107493 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 24.335724 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 38980492000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 492.773988 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.962449 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.962449 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 1604976 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 1604976 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 940707 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 940707 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 33481 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 33481 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 32051 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 32051 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 2545683 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 2545683 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 2545683 # number of overall hits -system.cpu1.dcache.overall_hits::total 2545683 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 206048 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 206048 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 217271 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 217271 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5237 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 5237 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3060 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 3060 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 423319 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 423319 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 423319 # number of overall misses -system.cpu1.dcache.overall_misses::total 423319 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3148302000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 3148302000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 8860772084 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 8860772084 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 54690000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 54690000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 22134000 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 22134000 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 12009074084 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 12009074084 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 12009074084 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 12009074084 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 1811024 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 1811024 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1157978 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1157978 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 38718 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 38718 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 35111 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 35111 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 2969002 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 2969002 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 2969002 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 2969002 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.113774 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.113774 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.187630 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.187630 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.135260 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.135260 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.087152 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.087152 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.142580 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.142580 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.142580 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.142580 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15279.459155 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15279.459155 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 40782.120412 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 40782.120412 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10443.001719 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10443.001719 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7233.333333 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7233.333333 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28368.852057 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 28368.852057 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28368.852057 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 28368.852057 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 339060 # number of cycles access was blocked +system.cpu1.dcache.replacements 377681 # number of replacements +system.cpu1.dcache.tagsinuse 497.778191 # Cycle average of tags in use +system.cpu1.dcache.total_refs 3769592 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 378084 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 9.970250 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 35370260000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 497.778191 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.972223 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.972223 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 2307913 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 2307913 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1365825 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1365825 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 47088 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 47088 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 50932 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 50932 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 3673738 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 3673738 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 3673738 # number of overall hits +system.cpu1.dcache.overall_hits::total 3673738 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 542018 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 542018 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 408775 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 408775 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9102 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 9102 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 780 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 780 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 950793 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 950793 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 950793 # number of overall misses +system.cpu1.dcache.overall_misses::total 950793 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 8456828000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 8456828000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 13523509258 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 13523509258 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 132387000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 132387000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5554000 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 5554000 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 21980337258 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 21980337258 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 21980337258 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 21980337258 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 2849931 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 2849931 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1774600 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1774600 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 56190 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 56190 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 51712 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 51712 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 4624531 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 4624531 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 4624531 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 4624531 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.190186 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.190186 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.230348 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.230348 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.161986 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.161986 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.015084 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.015084 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.205598 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.205598 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.205598 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.205598 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15602.485526 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15602.485526 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33083.014514 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 33083.014514 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14544.825313 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14544.825313 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7120.512821 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7120.512821 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23117.899751 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 23117.899751 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23117.899751 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 23117.899751 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 393760 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3910 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 7994 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 86.716113 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 49.256943 # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 70825 # number of writebacks -system.cpu1.dcache.writebacks::total 70825 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 127864 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 127864 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 178553 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 178553 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 567 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 567 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 306417 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 306417 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 306417 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 306417 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 78184 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 78184 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 38718 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 38718 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4670 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4670 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3058 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 3058 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 116902 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 116902 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 116902 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 116902 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 956868500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 956868500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1322831987 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1322831987 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 38016500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 38016500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 16018000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 16018000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2279700487 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2279700487 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2279700487 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2279700487 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30982500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 30982500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 645432500 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 645432500 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 676415000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 676415000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.043171 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.043171 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.033436 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.033436 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.120616 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.120616 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.087095 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.087095 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.039374 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.039374 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.039374 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.039374 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12238.674153 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12238.674153 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34165.814014 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34165.814014 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8140.578158 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8140.578158 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5238.064094 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5238.064094 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19500.953679 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19500.953679 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19500.953679 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19500.953679 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 289966 # number of writebacks +system.cpu1.dcache.writebacks::total 289966 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 235266 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 235266 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 338145 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 338145 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1764 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1764 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 573411 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 573411 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 573411 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 573411 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 306752 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 306752 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 70630 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 70630 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 7338 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 7338 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 780 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 780 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 377382 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 377382 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 377382 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 377382 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 4029157000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 4029157000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2036960738 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2036960738 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 87414000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 87414000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3994000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3994000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 6066117738 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 6066117738 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 6066117738 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 6066117738 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 491781000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 491781000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 942840000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 942840000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1434621000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1434621000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.107635 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.107635 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.039801 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.039801 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.130593 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.130593 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.015084 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.015084 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.081604 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.081604 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.081604 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.081604 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13134.900506 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13134.900506 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28839.880193 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28839.880193 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11912.510221 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11912.510221 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5120.512821 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5120.512821 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16074.210582 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16074.210582 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16074.210582 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16074.210582 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1744,32 +1744,32 @@ system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6541 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 182292 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 64399 40.43% 40.43% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 137 0.09% 40.52% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1928 1.21% 41.73% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 188 0.12% 41.85% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 92618 58.15% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 159270 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 63397 49.20% 49.20% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 137 0.11% 49.30% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1928 1.50% 50.80% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 188 0.15% 50.95% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 63212 49.05% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 128862 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1866521704000 98.15% 98.15% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 63425000 0.00% 98.15% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 571234500 0.03% 98.18% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 91794500 0.00% 98.19% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 34470644500 1.81% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1901718802500 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.984441 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.inst.quiesce 4837 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 159566 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 54412 39.60% 39.60% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.10% 39.69% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1925 1.40% 41.09% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 16 0.01% 41.10% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 80931 58.90% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 137415 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 53531 49.06% 49.06% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 131 0.12% 49.18% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1925 1.76% 50.94% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 16 0.01% 50.96% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 53515 49.04% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 109118 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1866933879000 98.32% 98.32% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 62852000 0.00% 98.32% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 558860500 0.03% 98.35% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 8730000 0.00% 98.35% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 31246000500 1.65% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1898810322000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.983809 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.682502 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.809079 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.661242 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.794076 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 7 3.47% 3.47% # number of syscalls executed system.cpu0.kern.syscall::3 16 7.92% 11.39% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.98% 13.37% # number of syscalls executed @@ -1801,60 +1801,60 @@ system.cpu0.kern.syscall::144 1 0.50% 99.01% # nu system.cpu0.kern.syscall::147 2 0.99% 100.00% # number of syscalls executed system.cpu0.kern.syscall::total 202 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 291 0.17% 0.17% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.17% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.18% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.18% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3482 2.08% 2.25% # number of callpals executed -system.cpu0.kern.callpal::tbi 48 0.03% 2.28% # number of callpals executed -system.cpu0.kern.callpal::wrent 7 0.00% 2.29% # number of callpals executed -system.cpu0.kern.callpal::swpipl 152520 91.05% 93.34% # number of callpals executed -system.cpu0.kern.callpal::rdps 6170 3.68% 97.03% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 97.03% # number of callpals executed -system.cpu0.kern.callpal::wrusp 3 0.00% 97.03% # number of callpals executed -system.cpu0.kern.callpal::rdusp 8 0.00% 97.03% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 97.03% # number of callpals executed -system.cpu0.kern.callpal::rti 4499 2.69% 99.72% # number of callpals executed -system.cpu0.kern.callpal::callsys 333 0.20% 99.92% # number of callpals executed -system.cpu0.kern.callpal::imb 137 0.08% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 167505 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 7002 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1256 # number of protection mode switches +system.cpu0.kern.callpal::wripir 107 0.07% 0.07% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.08% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.08% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.08% # number of callpals executed +system.cpu0.kern.callpal::swpctx 2838 1.96% 2.03% # number of callpals executed +system.cpu0.kern.callpal::tbi 48 0.03% 2.07% # number of callpals executed +system.cpu0.kern.callpal::wrent 7 0.00% 2.07% # number of callpals executed +system.cpu0.kern.callpal::swpipl 131134 90.46% 92.54% # number of callpals executed +system.cpu0.kern.callpal::rdps 6127 4.23% 96.76% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 96.76% # number of callpals executed +system.cpu0.kern.callpal::wrusp 3 0.00% 96.77% # number of callpals executed +system.cpu0.kern.callpal::rdusp 8 0.01% 96.77% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 96.77% # number of callpals executed +system.cpu0.kern.callpal::rti 4208 2.90% 99.68% # number of callpals executed +system.cpu0.kern.callpal::callsys 333 0.23% 99.91% # number of callpals executed +system.cpu0.kern.callpal::imb 137 0.09% 100.00% # number of callpals executed +system.cpu0.kern.callpal::total 144957 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 6180 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1258 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1255 -system.cpu0.kern.mode_good::user 1256 +system.cpu0.kern.mode_good::kernel 1257 +system.cpu0.kern.mode_good::user 1258 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.179235 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.203398 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.304069 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1899848666000 99.90% 99.90% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 1870128500 0.10% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.338129 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1896878389500 99.90% 99.90% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 1931924500 0.10% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3483 # number of times the context was actually changed +system.cpu0.kern.swap_context 2839 # number of times the context was actually changed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2459 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 57520 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 17961 36.86% 36.86% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1928 3.96% 40.82% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 291 0.60% 41.41% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 28549 58.59% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 48729 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 17586 47.40% 47.40% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1928 5.20% 52.60% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 291 0.78% 53.38% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 17296 46.62% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 37101 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1876762048000 98.70% 98.70% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 532687000 0.03% 98.73% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 132052500 0.01% 98.74% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 24006771500 1.26% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1901433559000 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.979121 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 3835 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 77998 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 27220 39.42% 39.42% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1923 2.78% 42.20% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 107 0.15% 42.36% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 39804 57.64% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 69054 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 26724 48.26% 48.26% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1923 3.47% 51.74% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 107 0.19% 51.93% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 26617 48.07% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 55371 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1869610475000 98.48% 98.48% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 533425500 0.03% 98.51% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 50588500 0.00% 98.51% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 28306196500 1.49% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1898500685500 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.981778 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.605836 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.761374 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::31 0.668702 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.801851 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.syscall::2 1 0.81% 0.81% # number of syscalls executed system.cpu1.kern.syscall::3 14 11.29% 12.10% # number of syscalls executed system.cpu1.kern.syscall::6 13 10.48% 22.58% # number of syscalls executed @@ -1878,36 +1878,36 @@ system.cpu1.kern.syscall::132 3 2.42% 99.19% # nu system.cpu1.kern.syscall::144 1 0.81% 100.00% # number of syscalls executed system.cpu1.kern.syscall::total 124 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 188 0.37% 0.37% # number of callpals executed -system.cpu1.kern.callpal::wrmces 1 0.00% 0.38% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.38% # number of callpals executed -system.cpu1.kern.callpal::swpctx 1118 2.21% 2.58% # number of callpals executed -system.cpu1.kern.callpal::tbi 6 0.01% 2.60% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 2.61% # number of callpals executed -system.cpu1.kern.callpal::swpipl 43429 85.72% 88.33% # number of callpals executed -system.cpu1.kern.callpal::rdps 2596 5.12% 93.45% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 93.45% # number of callpals executed -system.cpu1.kern.callpal::wrusp 4 0.01% 93.46% # number of callpals executed -system.cpu1.kern.callpal::rdusp 1 0.00% 93.46% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.01% 93.47% # number of callpals executed -system.cpu1.kern.callpal::rti 3081 6.08% 99.55% # number of callpals executed -system.cpu1.kern.callpal::callsys 184 0.36% 99.91% # number of callpals executed -system.cpu1.kern.callpal::imb 43 0.08% 100.00% # number of callpals executed +system.cpu1.kern.callpal::wripir 16 0.02% 0.02% # number of callpals executed +system.cpu1.kern.callpal::wrmces 1 0.00% 0.03% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.03% # number of callpals executed +system.cpu1.kern.callpal::swpctx 1407 1.97% 2.00% # number of callpals executed +system.cpu1.kern.callpal::tbi 6 0.01% 2.01% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 2.02% # number of callpals executed +system.cpu1.kern.callpal::swpipl 64017 89.75% 91.76% # number of callpals executed +system.cpu1.kern.callpal::rdps 2632 3.69% 95.45% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 95.45% # number of callpals executed +system.cpu1.kern.callpal::wrusp 4 0.01% 95.46% # number of callpals executed +system.cpu1.kern.callpal::rdusp 1 0.00% 95.46% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.00% 95.47% # number of callpals executed +system.cpu1.kern.callpal::rti 3006 4.21% 99.68% # number of callpals executed +system.cpu1.kern.callpal::callsys 184 0.26% 99.94% # number of callpals executed +system.cpu1.kern.callpal::imb 43 0.06% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 50665 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 1406 # number of protection mode switches +system.cpu1.kern.callpal::total 71331 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 1876 # number of protection mode switches system.cpu1.kern.mode_switch::user 488 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2430 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 704 +system.cpu1.kern.mode_switch::idle 2061 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 557 system.cpu1.kern.mode_good::user 488 -system.cpu1.kern.mode_good::idle 216 -system.cpu1.kern.mode_switch_good::kernel 0.500711 # fraction of useful protection mode switches +system.cpu1.kern.mode_good::idle 69 +system.cpu1.kern.mode_switch_good::kernel 0.296908 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.088889 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.325624 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 4780653500 0.25% 0.25% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 828450500 0.04% 0.29% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1895813783000 99.71% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 1119 # number of times the context was actually changed +system.cpu1.kern.mode_switch_good::idle 0.033479 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.251751 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 39690497500 2.09% 2.09% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 850597000 0.04% 2.14% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1857949530000 97.86% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 1408 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt index 2f976aa78..0fbfca2a6 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt @@ -1,94 +1,94 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.854344 # Number of seconds simulated -sim_ticks 1854344296500 # Number of ticks simulated -final_tick 1854344296500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.854310 # Number of seconds simulated +sim_ticks 1854309852000 # Number of ticks simulated +final_tick 1854309852000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 90928 # Simulator instruction rate (inst/s) -host_op_rate 90928 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3182808238 # Simulator tick rate (ticks/s) -host_mem_usage 379332 # Number of bytes of host memory used -host_seconds 582.61 # Real time elapsed on the host -sim_insts 52976017 # Number of instructions simulated -sim_ops 52976017 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 964864 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24879424 # Number of bytes read from this memory +host_inst_rate 117975 # Simulator instruction rate (inst/s) +host_op_rate 117975 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4129044881 # Simulator tick rate (ticks/s) +host_mem_usage 335500 # Number of bytes of host memory used +host_seconds 449.09 # Real time elapsed on the host +sim_insts 52981417 # Number of instructions simulated +sim_ops 52981417 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 964672 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24877888 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652288 # Number of bytes read from this memory -system.physmem.bytes_read::total 28496576 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 964864 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 964864 # Number of instructions bytes read from this memory +system.physmem.bytes_read::total 28494848 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 964672 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 964672 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 7516416 # Number of bytes written to this memory system.physmem.bytes_written::total 7516416 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 15076 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388741 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 15073 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388717 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41442 # Number of read requests responded to by this memory -system.physmem.num_reads::total 445259 # Number of read requests responded to by this memory +system.physmem.num_reads::total 445232 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 117444 # Number of write requests responded to by this memory system.physmem.num_writes::total 117444 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 520326 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13416831 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1430310 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15367468 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 520326 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 520326 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4053409 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4053409 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4053409 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 520326 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13416831 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1430310 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19420877 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 445259 # Total number of read requests seen +system.physmem.bw_read::cpu.inst 520232 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13416252 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1430337 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15366821 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 520232 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 520232 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4053484 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4053484 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4053484 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 520232 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13416252 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1430337 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19420306 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 445232 # Total number of read requests seen system.physmem.writeReqs 117444 # Total number of write requests seen -system.physmem.cpureqs 564803 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28496576 # Total number of bytes read from memory +system.physmem.cpureqs 565193 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28494848 # Total number of bytes read from memory system.physmem.bytesWritten 7516416 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28496576 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 28494848 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 7516416 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 63 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 176 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28168 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 27749 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 27864 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 27384 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 28323 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 28119 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 27841 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 27693 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 27856 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 27503 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 27630 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 27839 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27855 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27734 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27743 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 27895 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7646 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7409 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7290 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 6889 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7790 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7556 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7291 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7179 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7418 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7047 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7168 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7402 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7478 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7343 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7210 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7328 # Track writes on a per bank basis +system.physmem.servicedByWrQ 60 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 171 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28112 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 27866 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 27716 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 27523 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 27754 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 27794 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 27723 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 27566 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28230 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 27914 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 28000 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27799 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27706 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 27921 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27830 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27718 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7631 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7398 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7277 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7173 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7281 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7238 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7208 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7147 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7771 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7465 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7554 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7296 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7212 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7327 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7265 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7201 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 1365 # Number of times wr buffer was full causing retry -system.physmem.totGap 1854338900000 # Total gap between requests +system.physmem.numWrRetry 1787 # Number of times wr buffer was full causing retry +system.physmem.totGap 1854304427000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 445259 # Categorize read packet sizes +system.physmem.readPktSize::6 445232 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -97,7 +97,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 118809 # categorize write packet sizes +system.physmem.writePktSize::6 119231 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -106,32 +106,32 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 176 # categorize neither packet sizes +system.physmem.neitherpktsize::6 171 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 331910 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 65137 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 18515 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 6392 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2870 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2399 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1760 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2006 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1645 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1906 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1586 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1549 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1660 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1745 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1229 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1437 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 898 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 276 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 159 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 107 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 323360 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 64418 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 19847 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 7546 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3166 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2952 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2693 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2668 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2640 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2594 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1545 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1469 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1418 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1345 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1347 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1374 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1596 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1493 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 910 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 761 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 18 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 11 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -142,15 +142,15 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3944 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4840 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4936 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4990 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 5050 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5066 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2999 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3738 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4172 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4232 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4753 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5084 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5089 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5092 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 5106 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 5106 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 5106 # What write queue length does an incoming req see @@ -165,46 +165,46 @@ system.physmem.wrQLenPdf::19 5106 # Wh system.physmem.wrQLenPdf::20 5106 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 5106 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 5106 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 1163 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 267 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 171 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 117 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 57 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 41 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 2108 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1369 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 935 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 875 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 23 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 17 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 10 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 6228802493 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 13434068493 # Sum of mem lat for all requests -system.physmem.totBusLat 1780784000 # Total cycles spent in databus access -system.physmem.totBankLat 5424482000 # Total cycles spent in bank access -system.physmem.avgQLat 13991.15 # Average queueing delay per request -system.physmem.avgBankLat 12184.48 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 30175.63 # Average memory access latency +system.physmem.totQLat 7898633503 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 15636428503 # Sum of mem lat for all requests +system.physmem.totBusLat 2225860000 # Total cycles spent in databus access +system.physmem.totBankLat 5511935000 # Total cycles spent in bank access +system.physmem.avgQLat 17742.88 # Average queueing delay per request +system.physmem.avgBankLat 12381.59 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 35124.47 # Average memory access latency system.physmem.avgRdBW 15.37 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 4.05 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 15.37 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 4.05 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.12 # Data bus utilization in percentage +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 11.37 # Average write queue length over time -system.physmem.readRowHits 425317 # Number of row buffer hits during reads -system.physmem.writeRowHits 76610 # Number of row buffer hits during writes -system.physmem.readRowHitRate 95.53 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 65.23 # Row buffer hit rate for writes -system.physmem.avgGap 3295413.21 # Average gap between requests +system.physmem.avgWrQLen 10.74 # Average write queue length over time +system.physmem.readRowHits 417598 # Number of row buffer hits during reads +system.physmem.writeRowHits 91555 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.81 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 77.96 # Row buffer hit rate for writes +system.physmem.avgGap 3295510.08 # Average gap between requests system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.265367 # Cycle average of tags in use +system.iocache.tagsinuse 1.265033 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1704469917000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.265367 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.079085 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.079085 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1704476002000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 1.265033 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.079065 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.079065 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -215,12 +215,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 20927998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 20927998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 9519862806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 9519862806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 9540790804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 9540790804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 9540790804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 9540790804 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10574791806 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10574791806 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10595719804 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10595719804 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10595719804 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10595719804 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -239,17 +239,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120971.086705 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 120971.086705 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 229107.210387 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 229107.210387 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 228658.856896 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 228658.856896 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 228658.856896 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 228658.856896 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 189620 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 254495.374615 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 254495.374615 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 253941.756836 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 253941.756836 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 253941.756836 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 253941.756836 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 280489 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 22696 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 27002 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.354776 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.387712 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -263,14 +263,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 11931000 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 7357096000 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 7357096000 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 7369027000 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 7369027000 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 7369027000 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 7369027000 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931250 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 11931250 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8412803020 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8412803020 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8424734270 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8424734270 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8424734270 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8424734270 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -279,14 +279,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68965.317919 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 68965.317919 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 177057.566423 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 177057.566423 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 176609.394847 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 176609.394847 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 176609.394847 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 176609.394847 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68966.763006 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 68966.763006 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 202464.454659 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 202464.454659 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 201910.947154 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 201910.947154 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 201910.947154 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 201910.947154 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -300,35 +300,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu.branchPred.lookups 13851594 # Number of BP lookups -system.cpu.branchPred.condPredicted 11614390 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 401305 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9533712 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5819078 # Number of BTB hits +system.cpu.branchPred.lookups 13854519 # Number of BP lookups +system.cpu.branchPred.condPredicted 11622006 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 399782 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9584331 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5815567 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 61.036855 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 909714 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 39020 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 60.677861 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 905443 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 39042 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9948747 # DTB read hits -system.cpu.dtb.read_misses 41658 # DTB read misses -system.cpu.dtb.read_acv 544 # DTB read access violations -system.cpu.dtb.read_accesses 942034 # DTB read accesses -system.cpu.dtb.write_hits 6596243 # DTB write hits -system.cpu.dtb.write_misses 10259 # DTB write misses -system.cpu.dtb.write_acv 405 # DTB write access violations -system.cpu.dtb.write_accesses 337916 # DTB write accesses -system.cpu.dtb.data_hits 16544990 # DTB hits -system.cpu.dtb.data_misses 51917 # DTB misses -system.cpu.dtb.data_acv 949 # DTB access violations -system.cpu.dtb.data_accesses 1279950 # DTB accesses -system.cpu.itb.fetch_hits 1308175 # ITB hits -system.cpu.itb.fetch_misses 37074 # ITB misses -system.cpu.itb.fetch_acv 1064 # ITB acv -system.cpu.itb.fetch_accesses 1345249 # ITB accesses +system.cpu.dtb.read_hits 9921013 # DTB read hits +system.cpu.dtb.read_misses 41705 # DTB read misses +system.cpu.dtb.read_acv 547 # DTB read access violations +system.cpu.dtb.read_accesses 941529 # DTB read accesses +system.cpu.dtb.write_hits 6598119 # DTB write hits +system.cpu.dtb.write_misses 10489 # DTB write misses +system.cpu.dtb.write_acv 411 # DTB write access violations +system.cpu.dtb.write_accesses 338424 # DTB write accesses +system.cpu.dtb.data_hits 16519132 # DTB hits +system.cpu.dtb.data_misses 52194 # DTB misses +system.cpu.dtb.data_acv 958 # DTB access violations +system.cpu.dtb.data_accesses 1279953 # DTB accesses +system.cpu.itb.fetch_hits 1307587 # ITB hits +system.cpu.itb.fetch_misses 36909 # ITB misses +system.cpu.itb.fetch_acv 1032 # ITB acv +system.cpu.itb.fetch_accesses 1344496 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -341,269 +341,269 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 108725026 # number of cpu cycles simulated +system.cpu.numCycles 109625107 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 28116472 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 70876145 # Number of instructions fetch has processed -system.cpu.fetch.Branches 13851594 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 6728792 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 13285208 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2019522 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 37381794 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 31979 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 254614 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 318469 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 142 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8594512 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 267109 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 80688804 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.878389 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.221787 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 28053642 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 70690468 # Number of instructions fetch has processed +system.cpu.fetch.Branches 13854519 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 6721010 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 13247907 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1985368 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 37409434 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 32200 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 254032 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 293409 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 622 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 8552479 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 266219 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 80576938 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.877304 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.221000 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 67403596 83.54% 83.54% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 853020 1.06% 84.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1704381 2.11% 86.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 825297 1.02% 87.73% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2770281 3.43% 91.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 565024 0.70% 91.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 647860 0.80% 92.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1009692 1.25% 93.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 4909653 6.08% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 67329031 83.56% 83.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 853166 1.06% 84.62% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1699610 2.11% 86.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 825917 1.03% 87.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2751267 3.41% 91.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 561372 0.70% 91.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 646563 0.80% 92.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1011071 1.25% 93.92% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 4898941 6.08% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 80688804 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.127400 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.651884 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29267449 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 37052866 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 12136986 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 973710 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1257792 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 584936 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 42720 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 69563521 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 129851 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1257792 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 30404358 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 13652369 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 19747652 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 11366309 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4260322 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 65705710 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 6891 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 503348 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1491459 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 43870153 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 79781182 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 79301924 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 479258 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 38177024 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5693121 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1683221 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 240085 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12184382 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 10464940 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6914709 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1324795 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 859458 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 58224316 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2050276 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 56824991 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 109552 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6935340 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3625371 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1389407 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 80688804 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.704249 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.364971 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 80576938 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.126381 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.644838 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 29188607 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 37070199 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 12111886 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 962831 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1243414 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 585279 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 42689 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 69390201 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 129780 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1243414 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 30310150 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 13624817 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 19789639 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 11346848 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4262068 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 65638780 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 6929 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 510249 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1482252 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 43832025 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 79671797 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 79192798 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 478999 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 38181176 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 5650841 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1682596 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 239958 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12134086 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 10437264 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6898844 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1303944 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 867300 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 58187512 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2050080 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 56823763 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 104138 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6892850 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3517048 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1389102 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 80576938 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.705211 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.366405 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 56018871 69.43% 69.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10823549 13.41% 82.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5172467 6.41% 89.25% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 3386571 4.20% 93.45% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 2641337 3.27% 96.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 1466438 1.82% 98.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 753039 0.93% 99.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 331233 0.41% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 95299 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 55928630 69.41% 69.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10806018 13.41% 82.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5163609 6.41% 89.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 3379495 4.19% 93.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 2652407 3.29% 96.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 1461056 1.81% 98.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 758797 0.94% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 331056 0.41% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 95870 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 80688804 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 80576938 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 89852 11.44% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.44% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 373396 47.53% 58.96% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 322395 41.04% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 90990 11.53% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.53% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 373752 47.37% 58.90% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 324325 41.10% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 38724808 68.15% 68.16% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 61690 0.11% 68.27% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.27% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.31% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.31% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.31% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.31% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.32% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 10379587 18.27% 86.59% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 6673501 11.74% 98.33% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 948876 1.67% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 38746520 68.19% 68.20% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 61714 0.11% 68.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.31% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 10353275 18.22% 86.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 6676641 11.75% 98.33% # Type of FU issued +system.cpu.iq.FU_type_0::IprAccess 949084 1.67% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 56824991 # Type of FU issued -system.cpu.iq.rate 0.522649 # Inst issue rate -system.cpu.iq.fu_busy_cnt 785643 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.013826 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 194541335 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 66886966 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 55559556 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 692645 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 336736 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 327839 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 57241937 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 361411 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 597577 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 56823763 # Type of FU issued +system.cpu.iq.rate 0.518346 # Inst issue rate +system.cpu.iq.fu_busy_cnt 789067 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.013886 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 194424766 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 66808135 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 55585961 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 692902 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 336093 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 327887 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 57243591 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 361953 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 600271 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1373561 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 3601 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14111 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 537300 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1344993 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3536 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14132 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 520971 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 17953 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 206148 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 17952 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 173575 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1257792 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 9964029 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 681966 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 63803743 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 689880 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 10464940 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6914709 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1805552 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 511141 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 18669 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 14111 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 204181 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 411284 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 615465 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 56359720 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 10018596 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 465270 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 1243414 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 9953615 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 683685 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 63765437 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 675848 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 10437264 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6898844 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1805870 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 511832 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 18204 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14132 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 202521 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 411600 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 614121 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 56355375 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 9990908 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 468387 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3529151 # number of nop insts executed -system.cpu.iew.exec_refs 16640307 # number of memory reference insts executed -system.cpu.iew.exec_branches 8921025 # Number of branches executed -system.cpu.iew.exec_stores 6621711 # Number of stores executed -system.cpu.iew.exec_rate 0.518369 # Inst execution rate -system.cpu.iew.wb_sent 56002392 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 55887395 # cumulative count of insts written-back -system.cpu.iew.wb_producers 27763328 # num instructions producing a value -system.cpu.iew.wb_consumers 37600496 # num instructions consuming a value +system.cpu.iew.exec_nop 3527845 # number of nop insts executed +system.cpu.iew.exec_refs 16614745 # number of memory reference insts executed +system.cpu.iew.exec_branches 8928138 # Number of branches executed +system.cpu.iew.exec_stores 6623837 # Number of stores executed +system.cpu.iew.exec_rate 0.514074 # Inst execution rate +system.cpu.iew.wb_sent 56029038 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 55913848 # cumulative count of insts written-back +system.cpu.iew.wb_producers 27775021 # num instructions producing a value +system.cpu.iew.wb_consumers 37616621 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.514025 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.738377 # average fanout of values written-back +system.cpu.iew.wb_rate 0.510046 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.738371 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 7517612 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 660869 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 569940 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 79431012 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.707112 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.636757 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 7476360 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 660978 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 568527 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 79333524 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.708051 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.637595 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 58662505 73.85% 73.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 8598581 10.83% 84.68% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4616252 5.81% 90.49% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2527219 3.18% 93.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1515396 1.91% 95.58% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 608578 0.77% 96.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 519366 0.65% 97.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 531746 0.67% 97.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 1851369 2.33% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 58563645 73.82% 73.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 8604221 10.85% 84.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4603933 5.80% 90.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2533514 3.19% 93.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1516762 1.91% 95.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 607132 0.77% 96.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 522001 0.66% 97.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 533698 0.67% 97.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 1848618 2.33% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 79431012 # Number of insts commited each cycle -system.cpu.commit.committedInsts 56166586 # Number of instructions committed -system.cpu.commit.committedOps 56166586 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 79333524 # Number of insts commited each cycle +system.cpu.commit.committedInsts 56172173 # Number of instructions committed +system.cpu.commit.committedOps 56172173 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 15468788 # Number of memory references committed -system.cpu.commit.loads 9091379 # Number of loads committed -system.cpu.commit.membars 226331 # Number of memory barriers committed -system.cpu.commit.branches 8439881 # Number of branches committed +system.cpu.commit.refs 15470144 # Number of memory references committed +system.cpu.commit.loads 9092271 # Number of loads committed +system.cpu.commit.membars 226349 # Number of memory barriers committed +system.cpu.commit.branches 8440686 # Number of branches committed system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. -system.cpu.commit.int_insts 52016583 # Number of committed integer instructions. -system.cpu.commit.function_calls 740455 # Number of function calls committed. -system.cpu.commit.bw_lim_events 1851369 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 52021801 # Number of committed integer instructions. +system.cpu.commit.function_calls 740555 # Number of function calls committed. +system.cpu.commit.bw_lim_events 1848618 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 141014350 # The number of ROB reads -system.cpu.rob.rob_writes 128628080 # The number of ROB writes -system.cpu.timesIdled 1177475 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 28036222 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 3599957129 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 52976017 # Number of Instructions Simulated -system.cpu.committedOps 52976017 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 52976017 # Number of Instructions Simulated -system.cpu.cpi 2.052344 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.052344 # CPI: Total CPI of All Threads -system.cpu.ipc 0.487248 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.487248 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 73894396 # number of integer regfile reads -system.cpu.int_regfile_writes 40308039 # number of integer regfile writes -system.cpu.fp_regfile_reads 165978 # number of floating regfile reads -system.cpu.fp_regfile_writes 167424 # number of floating regfile writes -system.cpu.misc_regfile_reads 1987130 # number of misc regfile reads -system.cpu.misc_regfile_writes 938828 # number of misc regfile writes +system.cpu.rob.rob_reads 140883934 # The number of ROB reads +system.cpu.rob.rob_writes 128542305 # The number of ROB writes +system.cpu.timesIdled 1179238 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 29048169 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 3598988155 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 52981417 # Number of Instructions Simulated +system.cpu.committedOps 52981417 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 52981417 # Number of Instructions Simulated +system.cpu.cpi 2.069124 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.069124 # CPI: Total CPI of All Threads +system.cpu.ipc 0.483296 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.483296 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 73895852 # number of integer regfile reads +system.cpu.int_regfile_writes 40324169 # number of integer regfile writes +system.cpu.fp_regfile_reads 166027 # number of floating regfile reads +system.cpu.fp_regfile_writes 167433 # number of floating regfile writes +system.cpu.misc_regfile_reads 1987804 # number of misc regfile reads +system.cpu.misc_regfile_writes 938984 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -635,189 +635,189 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu.icache.replacements 1010112 # number of replacements -system.cpu.icache.tagsinuse 510.299453 # Cycle average of tags in use -system.cpu.icache.total_refs 7527432 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1010620 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 7.448331 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 20108875000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 510.299453 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.996679 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.996679 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 7527433 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7527433 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7527433 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7527433 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7527433 # number of overall hits -system.cpu.icache.overall_hits::total 7527433 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1067079 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1067079 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1067079 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1067079 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1067079 # number of overall misses -system.cpu.icache.overall_misses::total 1067079 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14519095993 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14519095993 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14519095993 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14519095993 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14519095993 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14519095993 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8594512 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8594512 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8594512 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8594512 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8594512 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8594512 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124158 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.124158 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.124158 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.124158 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.124158 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.124158 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13606.392772 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13606.392772 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13606.392772 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13606.392772 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13606.392772 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13606.392772 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 4279 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 166 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 25.777108 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.icache.replacements 1009308 # number of replacements +system.cpu.icache.tagsinuse 510.238404 # Cycle average of tags in use +system.cpu.icache.total_refs 7486940 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1009816 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 7.414163 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 20723156000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 510.238404 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.996559 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.996559 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 7486941 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7486941 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7486941 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7486941 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7486941 # number of overall hits +system.cpu.icache.overall_hits::total 7486941 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1065537 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1065537 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1065537 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1065537 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1065537 # number of overall misses +system.cpu.icache.overall_misses::total 1065537 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14679368493 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14679368493 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14679368493 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14679368493 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14679368493 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14679368493 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 8552478 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 8552478 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 8552478 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 8552478 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 8552478 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 8552478 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124588 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.124588 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.124588 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.124588 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.124588 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.124588 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13776.498135 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13776.498135 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13776.498135 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13776.498135 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13776.498135 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13776.498135 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 6928 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 616 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 184 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 37.652174 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 308 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56239 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 56239 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 56239 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 56239 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 56239 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 56239 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1010840 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1010840 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1010840 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1010840 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1010840 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1010840 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11925850497 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11925850497 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11925850497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11925850497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11925850497 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11925850497 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.117615 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.117615 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.117615 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.117615 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.117615 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.117615 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11797.960604 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11797.960604 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11797.960604 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11797.960604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11797.960604 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11797.960604 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 55502 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 55502 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 55502 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 55502 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 55502 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 55502 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1010035 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1010035 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1010035 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1010035 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1010035 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1010035 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12042197495 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12042197495 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12042197495 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12042197495 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12042197495 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12042197495 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118099 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118099 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118099 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.118099 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118099 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.118099 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11922.554659 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11922.554659 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11922.554659 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11922.554659 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11922.554659 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11922.554659 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 338316 # number of replacements -system.cpu.l2cache.tagsinuse 65366.388920 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2545796 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 403484 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 6.309534 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 4043215002 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 54012.841717 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 5326.780623 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6026.766580 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.824171 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.081280 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.091961 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.997412 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 995646 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 826421 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1822067 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 840422 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 840422 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 24 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 24 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 2 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 185485 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 185485 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 995646 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1011906 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2007552 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 995646 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1011906 # number of overall hits -system.cpu.l2cache.overall_hits::total 2007552 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 15078 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 273811 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288889 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 39 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 39 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 115423 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 115423 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 15078 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 389234 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 404312 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 15078 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 389234 # number of overall misses -system.cpu.l2cache.overall_misses::total 404312 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 915536500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11794969500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 12710506000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 273500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 273500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8550291000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8550291000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 915536500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 20345260500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21260797000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 915536500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 20345260500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21260797000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1010724 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1100232 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2110956 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 840422 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 840422 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 63 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 63 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 300908 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 300908 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1010724 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1401140 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2411864 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1010724 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1401140 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2411864 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014918 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248867 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.136852 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.619048 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.619048 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383582 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383582 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014918 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.277798 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.167635 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014918 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.277798 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.167635 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 60720.022549 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43077.047672 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 43997.888462 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7012.820513 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7012.820513 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74077.878759 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74077.878759 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60720.022549 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52269.998253 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52585.124854 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60720.022549 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52269.998253 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52585.124854 # average overall miss latency +system.cpu.l2cache.replacements 338291 # number of replacements +system.cpu.l2cache.tagsinuse 65364.646667 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2546198 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 403460 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 6.310906 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 4180772752 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 54014.481347 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 5327.723075 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6022.442245 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.824196 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.081295 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.091895 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.997385 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 994848 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 827113 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1821961 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 840942 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 840942 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 1 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 185617 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 185617 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 994848 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1012730 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2007578 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 994848 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1012730 # number of overall hits +system.cpu.l2cache.overall_hits::total 2007578 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 15075 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 273765 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288840 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 35 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 35 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 115444 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 115444 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 15075 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 389209 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 404284 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 15075 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 389209 # number of overall misses +system.cpu.l2cache.overall_misses::total 404284 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1040084000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12407885000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 13447969000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 291000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 291000 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7693925000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7693925000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1040084000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 20101810000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 21141894000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1040084000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 20101810000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 21141894000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1009923 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1100878 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2110801 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 840942 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 840942 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 61 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 61 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 301061 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 301061 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1009923 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1401939 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2411862 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1009923 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1401939 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2411862 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014927 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248679 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.136839 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.573770 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.573770 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383457 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383457 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014927 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.277622 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.167623 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014927 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.277622 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.167623 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68993.963516 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 45323.123847 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 46558.541061 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 8314.285714 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 8314.285714 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66646.382662 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66646.382662 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68993.963516 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51647.855008 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52294.659200 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68993.963516 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51647.855008 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52294.659200 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -834,64 +834,64 @@ system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15077 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273811 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288888 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 39 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 39 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115423 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 115423 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 15077 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 389234 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 404311 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 15077 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 389234 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 404311 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 725191735 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8251461653 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 8976653388 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 555033 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 555033 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7120922957 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7120922957 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 725191735 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15372384610 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16097576345 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 725191735 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15372384610 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16097576345 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333795500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333795500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882091500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882091500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3215887000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3215887000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014917 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248867 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136852 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.619048 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.619048 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383582 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383582 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014917 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277798 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.167634 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014917 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277798 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.167634 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 48099.206407 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 30135.610523 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31073.126568 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14231.615385 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14231.615385 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61694.142043 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61694.142043 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 48099.206407 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 39493.940946 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39814.836463 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 48099.206407 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 39493.940946 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39814.836463 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15074 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273765 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288839 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 35 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 35 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115444 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 115444 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 15074 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 389209 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 404283 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 15074 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 389209 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 404283 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 852119347 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 9058627177 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9910746524 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 507531 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 507531 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6283747927 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6283747927 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 852119347 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15342375104 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16194494451 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 852119347 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15342375104 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16194494451 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333816000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333816000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882705000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882705000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216521000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216521000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014926 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248679 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136839 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.573770 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.573770 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383457 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383457 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014926 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277622 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.167623 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014926 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277622 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.167623 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56529.079674 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 33089.062433 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 34312.355755 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14500.885714 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14500.885714 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54431.134810 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54431.134810 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56529.079674 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 39419.373920 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40057.322348 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56529.079674 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 39419.373920 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40057.322348 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -899,161 +899,161 @@ system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1400546 # number of replacements -system.cpu.dcache.tagsinuse 511.995190 # Cycle average of tags in use -system.cpu.dcache.total_refs 11813976 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1401058 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 8.432182 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 21532000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.995190 # Average occupied blocks per requestor +system.cpu.dcache.replacements 1401345 # number of replacements +system.cpu.dcache.tagsinuse 511.995159 # Cycle average of tags in use +system.cpu.dcache.total_refs 11814052 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1401857 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 8.427430 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 21807000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.995159 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999991 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999991 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 7207955 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7207955 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4204220 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4204220 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 186078 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 186078 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 215492 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 215492 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 11412175 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 11412175 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 11412175 # number of overall hits -system.cpu.dcache.overall_hits::total 11412175 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1800587 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1800587 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1942997 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1942997 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 22666 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 22666 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3743584 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3743584 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3743584 # number of overall misses -system.cpu.dcache.overall_misses::total 3743584 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 33818200500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 33818200500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 70794455130 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 70794455130 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 303687500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 303687500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 26000 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 26000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 104612655630 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 104612655630 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 104612655630 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 104612655630 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9008542 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9008542 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6147217 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6147217 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 208744 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 208744 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 215494 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 215494 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15155759 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15155759 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15155759 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15155759 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.199876 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.199876 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316078 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.316078 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108583 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108583 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.247007 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.247007 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.247007 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.247007 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18781.764225 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 18781.764225 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36435.699659 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 36435.699659 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13398.372011 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13398.372011 # average LoadLockedReq miss latency +system.cpu.dcache.ReadReq_hits::cpu.data 7207582 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7207582 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4204734 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4204734 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 185999 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 185999 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 215520 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 215520 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 11412316 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 11412316 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 11412316 # number of overall hits +system.cpu.dcache.overall_hits::total 11412316 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1803400 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1803400 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1942918 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1942918 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22749 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22749 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3746318 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3746318 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3746318 # number of overall misses +system.cpu.dcache.overall_misses::total 3746318 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 34352879000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 34352879000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 65301849857 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 65301849857 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 305868500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 305868500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 13000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 13000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 99654728857 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 99654728857 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 99654728857 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 99654728857 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9010982 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9010982 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6147652 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6147652 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 208748 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 208748 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 215521 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 215521 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15158634 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15158634 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15158634 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15158634 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200134 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.200134 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316042 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.316042 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108978 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108978 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000005 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000005 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.247141 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.247141 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.247141 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.247141 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19048.951425 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19048.951425 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33610.193460 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 33610.193460 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13445.360236 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13445.360236 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13000 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 27944.519378 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 27944.519378 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 27944.519378 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 27944.519378 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2603227 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 567 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 95613 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 26600.712715 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 26600.712715 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 26600.712715 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 26600.712715 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2209173 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1658 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 95967 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 27.226706 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 81 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 23.020132 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 236.857143 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 840422 # number of writebacks -system.cpu.dcache.writebacks::total 840422 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 717194 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 717194 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642682 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1642682 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5172 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 5172 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2359876 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2359876 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2359876 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2359876 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083393 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1083393 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300315 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 300315 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17494 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17494 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1383708 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1383708 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1383708 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1383708 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21171794000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 21171794000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10766258774 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10766258774 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 199318000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 199318000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 22000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 22000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31938052774 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 31938052774 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31938052774 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 31938052774 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423872500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423872500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997246998 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997246998 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421119498 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421119498 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120263 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120263 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048854 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048854 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083806 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083806 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091299 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091299 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091299 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091299 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19542.118142 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19542.118142 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35849.886865 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35849.886865 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11393.506345 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11393.506345 # average LoadLockedReq mshr miss latency +system.cpu.dcache.writebacks::writebacks 840942 # number of writebacks +system.cpu.dcache.writebacks::total 840942 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 719404 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 719404 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642459 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1642459 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5206 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 5206 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2361863 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2361863 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2361863 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2361863 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083996 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1083996 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300459 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 300459 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17543 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17543 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 1 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1384455 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1384455 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1384455 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1384455 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21792492000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 21792492000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9914016773 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 9914016773 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 199792500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 199792500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 11000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 11000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31706508773 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 31706508773 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31706508773 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 31706508773 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423893000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423893000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997872998 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997872998 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421765998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421765998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120297 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120297 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048874 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048874 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.084039 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.084039 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000005 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000005 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091331 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091331 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091331 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091331 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20103.849092 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20103.849092 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32996.238332 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32996.238332 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11388.730548 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11388.730548 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11000 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23081.497523 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 23081.497523 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23081.497523 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 23081.497523 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22901.798017 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 22901.798017 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22901.798017 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 22901.798017 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1062,28 +1062,28 @@ system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6439 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 210969 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74649 40.97% 40.97% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6443 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211023 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74671 40.97% 40.97% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl -system.cpu.kern.ipl_count::22 1878 1.03% 42.07% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105543 57.93% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182201 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73282 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::22 1879 1.03% 42.07% # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 105573 57.93% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182254 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73304 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::22 1878 1.26% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73282 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148573 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1818511438500 98.07% 98.07% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 63990000 0.00% 98.07% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 557700000 0.03% 98.10% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 35210339500 1.90% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1854343468000 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981688 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::22 1879 1.26% 50.68% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::31 73304 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148618 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1817865196000 98.03% 98.03% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 63825500 0.00% 98.04% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 556558000 0.03% 98.07% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 35823437500 1.93% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1854309017000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981693 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.694333 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.815435 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.694344 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.815444 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -1122,29 +1122,29 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu.kern.callpal::swpipl 175088 91.22% 93.43% # number of callpals executed -system.cpu.kern.callpal::rdps 6783 3.53% 96.97% # number of callpals executed +system.cpu.kern.callpal::swpipl 175139 91.23% 93.44% # number of callpals executed +system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed -system.cpu.kern.callpal::rti 5103 2.66% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5104 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 191930 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5848 # number of protection mode switches -system.cpu.kern.mode_switch::user 1741 # number of protection mode switches +system.cpu.kern.callpal::total 191983 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5849 # number of protection mode switches +system.cpu.kern.mode_switch::user 1738 # number of protection mode switches system.cpu.kern.mode_switch::idle 2097 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1911 -system.cpu.kern.mode_good::user 1741 +system.cpu.kern.mode_good::kernel 1908 +system.cpu.kern.mode_good::user 1738 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.326778 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.326210 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.394590 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 29685190500 1.60% 1.60% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 2663206500 0.14% 1.74% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1821995063000 98.26% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::total 0.394052 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 29463172000 1.59% 1.59% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 2708574500 0.15% 1.73% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1822137262500 98.27% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt index a2c647b2a..97e7b92d5 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt @@ -1,114 +1,114 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.841687 # Number of seconds simulated -sim_ticks 1841687115500 # Number of ticks simulated -final_tick 1841687115500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.841686 # Number of seconds simulated +sim_ticks 1841685645500 # Number of ticks simulated +final_tick 1841685645500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 216690 # Simulator instruction rate (inst/s) -host_op_rate 216690 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5785819991 # Simulator tick rate (ticks/s) -host_mem_usage 360768 # Number of bytes of host memory used -host_seconds 318.31 # Real time elapsed on the host -sim_insts 68974794 # Number of instructions simulated -sim_ops 68974794 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 474496 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 19299136 # Number of bytes read from this memory +host_inst_rate 340884 # Simulator instruction rate (inst/s) +host_op_rate 340884 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9045969324 # Simulator tick rate (ticks/s) +host_mem_usage 315876 # Number of bytes of host memory used +host_seconds 203.59 # Real time elapsed on the host +sim_insts 69401254 # Number of instructions simulated +sim_ops 69401254 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 474368 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 19389440 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652288 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 150016 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 2831040 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 294592 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 2739200 # Number of bytes read from this memory -system.physmem.bytes_read::total 28440768 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 474496 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 150016 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 294592 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 919104 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7474752 # Number of bytes written to this memory -system.physmem.bytes_written::total 7474752 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 7414 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 301549 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu1.inst 150272 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 2812736 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 293952 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 2665600 # Number of bytes read from this memory +system.physmem.bytes_read::total 28438656 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 474368 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 150272 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 293952 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 918592 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7476160 # Number of bytes written to this memory +system.physmem.bytes_written::total 7476160 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 7412 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 302960 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41442 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 2344 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 44235 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 4603 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 42800 # Number of read requests responded to by this memory -system.physmem.num_reads::total 444387 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 116793 # Number of write requests responded to by this memory -system.physmem.num_writes::total 116793 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 257642 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 10479053 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1440140 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 81456 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1537199 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 159958 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 1487332 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15442779 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 257642 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 81456 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 159958 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 499055 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4058644 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4058644 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4058644 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 257642 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 10479053 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1440140 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 81456 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 1537199 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 159958 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1487332 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19501423 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 111257 # Total number of read requests seen -system.physmem.writeReqs 46272 # Total number of write requests seen -system.physmem.cpureqs 157922 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 7120448 # Total number of bytes read from memory -system.physmem.bytesWritten 2961408 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 7120448 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 2961408 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 8 # Number of read reqs serviced by write Q +system.physmem.num_reads::cpu1.inst 2348 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 43949 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 4593 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 41650 # Number of read requests responded to by this memory +system.physmem.num_reads::total 444354 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 116815 # Number of write requests responded to by this memory +system.physmem.num_writes::total 116815 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 257573 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 10528094 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1440142 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 81595 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1527262 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 159610 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 1447370 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15441645 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 257573 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 81595 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 159610 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 498778 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4059412 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4059412 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4059412 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 257573 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 10528094 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1440142 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 81595 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 1527262 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 159610 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1447370 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19501057 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 109303 # Total number of read requests seen +system.physmem.writeReqs 45531 # Total number of write requests seen +system.physmem.cpureqs 156037 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 6995392 # Total number of bytes read from memory +system.physmem.bytesWritten 2913984 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 6995392 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 2913984 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 6 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 41 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 7200 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 6995 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 6907 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 6539 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 7006 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 7093 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 7124 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 7176 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 6877 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 6675 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 6909 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 6929 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 7088 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 7137 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 6752 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 6842 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 3139 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 2979 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 2910 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 2542 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 2976 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 2960 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 2976 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 3003 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 2801 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 2642 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 2700 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 2850 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 3184 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 3157 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 2742 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 2711 # Track writes on a per bank basis +system.physmem.perBankRdReqs::0 6941 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 6714 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 6576 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 6492 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 6845 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 6834 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 6769 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 6799 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 7016 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 6828 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 7161 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 6927 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 6799 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 6925 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 6890 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 6781 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 2987 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 2793 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 2679 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 2608 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 2843 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 2755 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 2723 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 2826 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 3041 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 2937 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 3162 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 2868 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 2817 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 2876 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 2850 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 2766 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 191 # Number of times wr buffer was full causing retry -system.physmem.totGap 1840675056500 # Total gap between requests +system.physmem.numWrRetry 1002 # Number of times wr buffer was full causing retry +system.physmem.totGap 1840673558000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 111257 # Categorize read packet sizes +system.physmem.readPktSize::6 109303 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -117,7 +117,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 46463 # categorize write packet sizes +system.physmem.writePktSize::6 46533 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -129,27 +129,27 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 41 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 82762 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 10991 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 5832 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1968 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1184 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 985 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 747 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 824 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 699 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 800 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 670 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 662 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 686 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 742 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 511 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 607 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 379 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 111 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 51 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 37 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 80133 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 9534 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 5401 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1969 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1272 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1200 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1099 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1096 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1079 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1052 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 614 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 596 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 576 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 554 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 569 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 582 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 666 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 614 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 379 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 310 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -162,243 +162,239 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 1648 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 1933 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 1959 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 1982 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2011 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2019 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2012 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2012 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 2012 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 2011 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 2007 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 2006 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 2005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 2003 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2002 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2001 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1998 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 1996 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 1995 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 1993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 1993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 1992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 419 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 107 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 70 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 46 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 19 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 1276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1440 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1626 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1648 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1852 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1983 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1980 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1976 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1975 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1979 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1979 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1975 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1973 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1969 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1969 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1969 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1964 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 1962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 1960 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 1960 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 1957 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 1957 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 757 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 571 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 375 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 351 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 144 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1656369284 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 3548083284 # Sum of mem lat for all requests -system.physmem.totBusLat 444996000 # Total cycles spent in databus access -system.physmem.totBankLat 1446718000 # Total cycles spent in bank access -system.physmem.avgQLat 14888.85 # Average queueing delay per request -system.physmem.avgBankLat 13004.32 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 31893.17 # Average memory access latency -system.physmem.avgRdBW 3.87 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 1.61 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 3.87 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 1.61 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.03 # Data bus utilization in percentage +system.physmem.totQLat 2420382927 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 4417685427 # Sum of mem lat for all requests +system.physmem.totBusLat 546485000 # Total cycles spent in databus access +system.physmem.totBankLat 1450817500 # Total cycles spent in bank access +system.physmem.avgQLat 22145.01 # Average queueing delay per request +system.physmem.avgBankLat 13274.08 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 40419.09 # Average memory access latency +system.physmem.avgRdBW 3.80 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 1.58 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 3.80 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 1.58 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.04 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time system.physmem.avgWrQLen 0.16 # Average write queue length over time -system.physmem.readRowHits 103154 # Number of row buffer hits during reads -system.physmem.writeRowHits 29694 # Number of row buffer hits during writes -system.physmem.readRowHitRate 92.72 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 64.17 # Row buffer hit rate for writes -system.physmem.avgGap 11684674.29 # Average gap between requests -system.l2c.replacements 337448 # number of replacements -system.l2c.tagsinuse 65419.156627 # Cycle average of tags in use -system.l2c.total_refs 2475278 # Total number of references to valid blocks. -system.l2c.sampled_refs 402610 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.148079 # Average number of references to valid blocks. +system.physmem.readRowHits 99113 # Number of row buffer hits during reads +system.physmem.writeRowHits 34331 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.68 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.40 # Row buffer hit rate for writes +system.physmem.avgGap 11888044.99 # Average gap between requests +system.l2c.replacements 337419 # number of replacements +system.l2c.tagsinuse 65421.239766 # Cycle average of tags in use +system.l2c.total_refs 2475143 # Total number of references to valid blocks. +system.l2c.sampled_refs 402581 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.148186 # Average number of references to valid blocks. system.l2c.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 54789.861613 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 2314.148306 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 2668.498131 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 587.791758 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 634.013412 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.inst 2247.784204 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.data 2177.059202 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.836027 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.035311 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.040718 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.008969 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.009674 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.inst 0.034298 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.data 0.033219 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.998217 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 513779 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 490694 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 126874 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 82522 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 299074 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 243605 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1756548 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 835817 # number of Writeback hits -system.l2c.Writeback_hits::total 835817 # number of Writeback hits +system.l2c.occ_blocks::writebacks 54789.025804 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 2312.416873 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 2671.189078 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 589.820867 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 668.130775 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.inst 2247.184130 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.data 2143.472239 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.836014 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.035285 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.040759 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.009000 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.010195 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.inst 0.034289 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.data 0.032707 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.998249 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 513915 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 491176 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 126581 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 82893 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 298491 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 243008 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1756064 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 836144 # number of Writeback hits +system.l2c.Writeback_hits::total 836144 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 1 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu2.data 4 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 8 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu2.data 2 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 91844 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 27079 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 67852 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 186775 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 513779 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 582538 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 126874 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 109601 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 299074 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 311457 # number of demand (read+write) hits -system.l2c.demand_hits::total 1943323 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 513779 # number of overall hits -system.l2c.overall_hits::cpu0.data 582538 # number of overall hits -system.l2c.overall_hits::cpu1.inst 126874 # number of overall hits -system.l2c.overall_hits::cpu1.data 109601 # number of overall hits -system.l2c.overall_hits::cpu2.inst 299074 # number of overall hits -system.l2c.overall_hits::cpu2.data 311457 # number of overall hits -system.l2c.overall_hits::total 1943323 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 7414 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 224846 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 2344 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 23166 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 4603 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 25201 # number of ReadReq misses -system.l2c.ReadReq_misses::total 287574 # number of ReadReq misses +system.l2c.ReadExReq_hits::cpu0.data 92052 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 27044 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 67842 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 186938 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 513915 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 583228 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 126581 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 109937 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 298491 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 310850 # number of demand (read+write) hits +system.l2c.demand_hits::total 1943002 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 513915 # number of overall hits +system.l2c.overall_hits::cpu0.data 583228 # number of overall hits +system.l2c.overall_hits::cpu1.inst 126581 # number of overall hits +system.l2c.overall_hits::cpu1.data 109937 # number of overall hits +system.l2c.overall_hits::cpu2.inst 298491 # number of overall hits +system.l2c.overall_hits::cpu2.data 310850 # number of overall hits +system.l2c.overall_hits::total 1943002 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 7412 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 226081 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 2348 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 22980 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 4593 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 24148 # number of ReadReq misses +system.l2c.ReadReq_misses::total 287562 # number of ReadReq misses system.l2c.UpgradeReq_misses::cpu0.data 8 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 12 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 20 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 76978 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 21120 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 17698 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 115796 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 7414 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 301824 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 2344 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 44286 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 4603 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 42899 # number of demand (read+write) misses -system.l2c.demand_misses::total 403370 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 7414 # number of overall misses -system.l2c.overall_misses::cpu0.data 301824 # number of overall misses -system.l2c.overall_misses::cpu1.inst 2344 # number of overall misses -system.l2c.overall_misses::cpu1.data 44286 # number of overall misses -system.l2c.overall_misses::cpu2.inst 4603 # number of overall misses -system.l2c.overall_misses::cpu2.data 42899 # number of overall misses -system.l2c.overall_misses::total 403370 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu1.inst 130575500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 1037683000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 271330500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 1103654000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 2543243000 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 365500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 365500 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1000890500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1441454500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 2442345000 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu1.inst 130575500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 2038573500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 271330500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 2545108500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 4985588000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu1.inst 130575500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 2038573500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 271330500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 2545108500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 4985588000 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 521193 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 715540 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 129218 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 105688 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 303677 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 268806 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2044122 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 835817 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 835817 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_misses::cpu2.data 11 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 19 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 77155 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 21018 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 17603 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 115776 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 7412 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 303236 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 2348 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 43998 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 4593 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 41751 # number of demand (read+write) misses +system.l2c.demand_misses::total 403338 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 7412 # number of overall misses +system.l2c.overall_misses::cpu0.data 303236 # number of overall misses +system.l2c.overall_misses::cpu1.inst 2348 # number of overall misses +system.l2c.overall_misses::cpu1.data 43998 # number of overall misses +system.l2c.overall_misses::cpu2.inst 4593 # number of overall misses +system.l2c.overall_misses::cpu2.data 41751 # number of overall misses +system.l2c.overall_misses::total 403338 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu1.inst 154067000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 1052058500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 311891000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 1117922000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2635938500 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 295000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 295000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 978615000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 1291616000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 2270231000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu1.inst 154067000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 2030673500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 311891000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 2409538000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 4906169500 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu1.inst 154067000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 2030673500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 311891000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 2409538000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 4906169500 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 521327 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 717257 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 128929 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 105873 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 303084 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 267156 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2043626 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 836144 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 836144 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 11 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 1 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 28 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu2.data 2 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 168822 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 48199 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 85550 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 302571 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 521193 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 884362 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 129218 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 153887 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 303677 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 354356 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2346693 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 521193 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 884362 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 129218 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 153887 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 303677 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 354356 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2346693 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.014225 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.314233 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.018140 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.219192 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.015158 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.093752 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.140683 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_accesses::cpu2.data 15 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 169207 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 48062 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 85445 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 302714 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 521327 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 886464 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 128929 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 153935 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 303084 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 352601 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2346340 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 521327 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 886464 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 128929 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 153935 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 303084 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 352601 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2346340 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014218 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.315202 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.018212 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.217053 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.015154 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.090389 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.140712 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.727273 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.750000 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.714286 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.455971 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.438183 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.206873 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.382707 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.014225 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.341290 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.018140 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.287783 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.015158 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.121062 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.171889 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.014225 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.341290 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.018140 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.287783 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.015158 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.121062 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.171889 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 55706.271331 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 44793.360960 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 58946.447969 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 43794.055791 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 8843.786295 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 30458.333333 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 18275 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 47390.648674 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 81447.310431 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 21091.790735 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 55706.271331 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 46032.007858 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 58946.447969 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 59327.921397 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 12359.838362 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 55706.271331 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 46032.007858 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 58946.447969 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 59327.921397 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 12359.838362 # average overall miss latency +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.733333 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.703704 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.455980 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.437310 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.206016 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.382460 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014218 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.342074 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.018212 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.285822 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.015154 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.118409 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.171901 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014218 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.342074 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.018212 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.285822 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.015154 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.118409 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.171901 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 65616.269165 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 45781.483899 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 67905.726105 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 46294.599967 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 9166.504962 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 26818.181818 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 15526.315789 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 46560.805024 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 73374.765665 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 19608.822208 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 65616.269165 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 46153.768353 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 67905.726105 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 57712.102704 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 12163.915872 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 65616.269165 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 46153.768353 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 67905.726105 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 57712.102704 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 12163.915872 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -407,97 +403,97 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 75281 # number of writebacks -system.l2c.writebacks::total 75281 # number of writebacks -system.l2c.ReadReq_mshr_misses::cpu1.inst 2344 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 23166 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 4603 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 25201 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 55314 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 12 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 12 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 21120 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 17698 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 38818 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 2344 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 44286 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 4603 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 42899 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 94132 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 2344 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 44286 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 4603 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 42899 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 94132 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 100921088 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 736853128 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 213196842 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 781711328 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1832682386 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 328508 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 328508 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 728366430 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1222975272 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1951341702 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 100921088 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1465219558 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 213196842 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 2004686600 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 3784024088 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 100921088 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1465219558 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 213196842 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 2004686600 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 3784024088 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 269964000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 317506000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 587470000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 337351500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 390944000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 728295500 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 607315500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 708450000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 1315765500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.018140 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.219192 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015158 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.093752 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.027060 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.750000 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.428571 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.438183 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.206873 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.128294 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.018140 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.287783 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015158 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.121062 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.040113 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.018140 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.287783 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015158 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.121062 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.040113 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 43055.071672 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 31807.525166 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 46316.932870 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 31019.059879 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 33132.342373 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 27375.666667 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 27375.666667 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 34487.046875 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 69102.456323 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 50268.991241 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 43055.071672 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33085.389468 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 46316.932870 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 46730.380662 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40199.125568 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 43055.071672 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33085.389468 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 46316.932870 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 46730.380662 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40199.125568 # average overall mshr miss latency +system.l2c.writebacks::writebacks 75303 # number of writebacks +system.l2c.writebacks::total 75303 # number of writebacks +system.l2c.ReadReq_mshr_misses::cpu1.inst 2348 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 22980 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 4593 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 24148 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 54069 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 11 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 11 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 21018 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 17603 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 38621 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 2348 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 43998 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 4593 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 41751 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 92690 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 2348 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 43998 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 4593 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 41751 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 92690 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 124527350 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 769462495 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 254593394 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 825079853 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1973663092 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 271507 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 271507 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 718879972 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1076725373 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1795605345 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 124527350 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1488342467 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 254593394 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 1901805226 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 3769268437 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 124527350 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1488342467 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 254593394 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 1901805226 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 3769268437 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 269404000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 320096500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 589500500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 337106000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 394521000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 731627000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 606510000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 714617500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 1321127500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.018212 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.217053 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015154 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.090389 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.026457 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.733333 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.407407 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.437310 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.206016 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.127582 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.018212 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.285822 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015154 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.118409 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.039504 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.018212 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.285822 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015154 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.118409 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.039504 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 53035.498296 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 33484.007615 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 55430.741128 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 34167.626843 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 36502.674213 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 24682.454545 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 24682.454545 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 34203.062708 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61167.151792 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 46492.979079 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 53035.498296 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33827.502773 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 55430.741128 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 45551.129937 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40665.319204 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 53035.498296 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33827.502773 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 55430.741128 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 45551.129937 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40665.319204 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -509,14 +505,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.255760 # Cycle average of tags in use +system.iocache.tagsinuse 1.255467 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1693868074000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.255760 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.078485 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.078485 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1693876367000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 1.255467 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.078467 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.078467 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -525,14 +521,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 9177998 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 9177998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 3948648289 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 3948648289 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 3957826287 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 3957826287 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 3957826287 # number of overall miss cycles -system.iocache.overall_miss_latency::total 3957826287 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 10497998 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 10497998 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 4320435904 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 4320435904 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4330933902 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4330933902 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4330933902 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4330933902 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -549,19 +545,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 53052.011561 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 53052.011561 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 95029.078961 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 95029.078961 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 94855.033841 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 94855.033841 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 94855.033841 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 94855.033841 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 78872 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 60682.069364 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 60682.069364 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 103976.605314 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 103976.605314 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 103797.097711 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 103797.097711 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 103797.097711 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 103797.097711 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 116360 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 9708 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 11123 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.124433 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.461207 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -569,36 +565,36 @@ system.iocache.writebacks::writebacks 41512 # nu system.iocache.writebacks::total 41512 # number of writebacks system.iocache.ReadReq_mshr_misses::tsunami.ide 69 # number of ReadReq MSHR misses system.iocache.ReadReq_mshr_misses::total 69 # number of ReadReq MSHR misses -system.iocache.WriteReq_mshr_misses::tsunami.ide 17280 # number of WriteReq MSHR misses -system.iocache.WriteReq_mshr_misses::total 17280 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::tsunami.ide 17349 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 17349 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::tsunami.ide 17349 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 17349 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 5589000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 5589000 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3049248779 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 3049248779 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 3054837779 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 3054837779 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 3054837779 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 3054837779 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_misses::tsunami.ide 16768 # number of WriteReq MSHR misses +system.iocache.WriteReq_mshr_misses::total 16768 # number of WriteReq MSHR misses +system.iocache.demand_mshr_misses::tsunami.ide 16837 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 16837 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::tsunami.ide 16837 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 16837 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 6909249 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 6909249 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3447972406 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 3447972406 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 3454881655 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 3454881655 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 3454881655 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 3454881655 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 0.398844 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 0.398844 # mshr miss rate for ReadReq accesses -system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.415864 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_miss_rate::total 0.415864 # mshr miss rate for WriteReq accesses -system.iocache.demand_mshr_miss_rate::tsunami.ide 0.415794 # mshr miss rate for demand accesses -system.iocache.demand_mshr_miss_rate::total 0.415794 # mshr miss rate for demand accesses -system.iocache.overall_mshr_miss_rate::tsunami.ide 0.415794 # mshr miss rate for overall accesses -system.iocache.overall_mshr_miss_rate::total 0.415794 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 81000 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 81000 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 176461.156192 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 176461.156192 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 176081.490518 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 176081.490518 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 176081.490518 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 176081.490518 # average overall mshr miss latency +system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.403543 # mshr miss rate for WriteReq accesses +system.iocache.WriteReq_mshr_miss_rate::total 0.403543 # mshr miss rate for WriteReq accesses +system.iocache.demand_mshr_miss_rate::tsunami.ide 0.403523 # mshr miss rate for demand accesses +system.iocache.demand_mshr_miss_rate::total 0.403523 # mshr miss rate for demand accesses +system.iocache.overall_mshr_miss_rate::tsunami.ide 0.403523 # mshr miss rate for overall accesses +system.iocache.overall_mshr_miss_rate::total 0.403523 # mshr miss rate for overall accesses +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 100134.043478 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 100134.043478 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 205628.125358 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 205628.125358 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 205195.798242 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 205195.798242 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 205195.798242 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 205195.798242 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -616,22 +612,22 @@ system.cpu0.dtb.fetch_hits 0 # IT system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 4860289 # DTB read hits -system.cpu0.dtb.read_misses 5912 # DTB read misses -system.cpu0.dtb.read_acv 109 # DTB read access violations -system.cpu0.dtb.read_accesses 426830 # DTB read accesses -system.cpu0.dtb.write_hits 3490049 # DTB write hits -system.cpu0.dtb.write_misses 657 # DTB write misses -system.cpu0.dtb.write_acv 81 # DTB write access violations -system.cpu0.dtb.write_accesses 163148 # DTB write accesses -system.cpu0.dtb.data_hits 8350338 # DTB hits -system.cpu0.dtb.data_misses 6569 # DTB misses -system.cpu0.dtb.data_acv 190 # DTB access violations -system.cpu0.dtb.data_accesses 589978 # DTB accesses -system.cpu0.itb.fetch_hits 2736650 # ITB hits -system.cpu0.itb.fetch_misses 2973 # ITB misses -system.cpu0.itb.fetch_acv 97 # ITB acv -system.cpu0.itb.fetch_accesses 2739623 # ITB accesses +system.cpu0.dtb.read_hits 4870224 # DTB read hits +system.cpu0.dtb.read_misses 6004 # DTB read misses +system.cpu0.dtb.read_acv 119 # DTB read access violations +system.cpu0.dtb.read_accesses 427226 # DTB read accesses +system.cpu0.dtb.write_hits 3495920 # DTB write hits +system.cpu0.dtb.write_misses 662 # DTB write misses +system.cpu0.dtb.write_acv 82 # DTB write access violations +system.cpu0.dtb.write_accesses 162893 # DTB write accesses +system.cpu0.dtb.data_hits 8366144 # DTB hits +system.cpu0.dtb.data_misses 6666 # DTB misses +system.cpu0.dtb.data_acv 201 # DTB access violations +system.cpu0.dtb.data_accesses 590119 # DTB accesses +system.cpu0.itb.fetch_hits 2742252 # ITB hits +system.cpu0.itb.fetch_misses 2999 # ITB misses +system.cpu0.itb.fetch_acv 100 # ITB acv +system.cpu0.itb.fetch_accesses 2745251 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -644,51 +640,51 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 928580994 # number of cpu cycles simulated +system.cpu0.numCycles 928524557 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 32061485 # Number of instructions committed -system.cpu0.committedOps 32061485 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 29946926 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 167785 # Number of float alu accesses -system.cpu0.num_func_calls 806855 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4176537 # number of instructions that are conditional controls -system.cpu0.num_int_insts 29946926 # number of integer instructions -system.cpu0.num_fp_insts 167785 # number of float instructions -system.cpu0.num_int_register_reads 41669823 # number of times the integer registers were read -system.cpu0.num_int_register_writes 21912533 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 86645 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 88213 # number of times the floating registers were written -system.cpu0.num_mem_refs 8379762 # number of memory refs -system.cpu0.num_load_insts 4881104 # Number of load instructions -system.cpu0.num_store_insts 3498658 # Number of store instructions -system.cpu0.num_idle_cycles 214035268696.310638 # Number of idle cycles -system.cpu0.num_busy_cycles -213106687702.310638 # Number of busy cycles -system.cpu0.not_idle_fraction -229.497146 # Percentage of non-idle cycles -system.cpu0.idle_fraction 230.497146 # Percentage of idle cycles +system.cpu0.committedInsts 32346409 # Number of instructions committed +system.cpu0.committedOps 32346409 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 30227601 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 167714 # Number of float alu accesses +system.cpu0.num_func_calls 807221 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4255838 # number of instructions that are conditional controls +system.cpu0.num_int_insts 30227601 # number of integer instructions +system.cpu0.num_fp_insts 167714 # number of float instructions +system.cpu0.num_int_register_reads 42120333 # number of times the integer registers were read +system.cpu0.num_int_register_writes 22107858 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 86620 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 88185 # number of times the floating registers were written +system.cpu0.num_mem_refs 8395831 # number of memory refs +system.cpu0.num_load_insts 4891260 # Number of load instructions +system.cpu0.num_store_insts 3504571 # Number of store instructions +system.cpu0.num_idle_cycles 213109834303.356140 # Number of idle cycles +system.cpu0.num_busy_cycles -212181309746.356140 # Number of busy cycles +system.cpu0.not_idle_fraction -228.514484 # Percentage of non-idle cycles +system.cpu0.idle_fraction 229.514484 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6422 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 211380 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 74799 40.97% 40.97% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 205 0.11% 41.08% # number of times we switched to this ipl +system.cpu0.kern.inst.quiesce 6421 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 211363 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 74796 40.97% 40.97% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 203 0.11% 41.08% # number of times we switched to this ipl system.cpu0.kern.ipl_count::22 1878 1.03% 42.11% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 105691 57.89% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 182573 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 73432 49.30% 49.30% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 205 0.14% 49.44% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_count::31 105684 57.89% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 182561 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 73429 49.30% 49.30% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 203 0.14% 49.44% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::22 1878 1.26% 50.70% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 73433 49.30% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 148948 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1818622166500 98.75% 98.75% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 39746000 0.00% 98.75% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 363817000 0.02% 98.77% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 22660629500 1.23% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1841686359000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_good::31 73429 49.30% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 148939 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1818585880000 98.75% 98.75% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 39023000 0.00% 98.75% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 363355500 0.02% 98.77% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 22696630500 1.23% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1841684889000 # number of cycles we spent at this ipl system.cpu0.kern.ipl_used::0 0.981724 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.694790 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.815827 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.694798 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.815831 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu0.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -724,33 +720,33 @@ system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu0.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu0.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::swpctx 4176 2.17% 2.17% # number of callpals executed +system.cpu0.kern.callpal::swpctx 4177 2.17% 2.18% # number of callpals executed system.cpu0.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu0.kern.callpal::swpipl 175314 91.20% 93.41% # number of callpals executed +system.cpu0.kern.callpal::swpipl 175304 91.20% 93.41% # number of callpals executed system.cpu0.kern.callpal::rdps 6782 3.53% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrkgp 1 0.00% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrusp 7 0.00% 96.94% # number of callpals executed system.cpu0.kern.callpal::rdusp 9 0.00% 96.94% # number of callpals executed system.cpu0.kern.callpal::whami 2 0.00% 96.95% # number of callpals executed -system.cpu0.kern.callpal::rti 5176 2.69% 99.64% # number of callpals executed +system.cpu0.kern.callpal::rti 5175 2.69% 99.64% # number of callpals executed system.cpu0.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 192228 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 5922 # number of protection mode switches +system.cpu0.kern.callpal::total 192218 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 5923 # number of protection mode switches system.cpu0.kern.mode_switch::user 1738 # number of protection mode switches -system.cpu0.kern.mode_switch::idle 2096 # number of protection mode switches +system.cpu0.kern.mode_switch::idle 2095 # number of protection mode switches system.cpu0.kern.mode_good::kernel 1908 system.cpu0.kern.mode_good::user 1738 system.cpu0.kern.mode_good::idle 170 -system.cpu0.kern.mode_switch_good::kernel 0.322188 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.322134 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::idle 0.081146 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::total 0.391144 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 29768907500 1.62% 1.62% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 2544697000 0.14% 1.75% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::idle 1809372751000 98.25% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 4177 # number of times the context was actually changed +system.cpu0.kern.mode_ticks::kernel 29741942000 1.61% 1.61% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 2557109000 0.14% 1.75% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::idle 1809385834500 98.25% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.swap_context 4178 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -782,372 +778,356 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 953436 # number of replacements -system.cpu0.icache.tagsinuse 511.198067 # Cycle average of tags in use -system.cpu0.icache.total_refs 41560742 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 953947 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 43.567139 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 10234504000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 256.477356 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 79.519770 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu2.inst 175.200941 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.500932 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.155312 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu2.inst 0.342189 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.998434 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 31547031 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 7721485 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 2292226 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 41560742 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 31547031 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 7721485 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 2292226 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 41560742 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 31547031 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 7721485 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 2292226 # number of overall hits -system.cpu0.icache.overall_hits::total 41560742 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 521213 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 129218 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 320460 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 970891 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 521213 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 129218 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 320460 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 970891 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 521213 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 129218 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 320460 # number of overall misses -system.cpu0.icache.overall_misses::total 970891 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1794259500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4426264489 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 6220523989 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1794259500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4426264489 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 6220523989 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1794259500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4426264489 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 6220523989 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 32068244 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 7850703 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 2612686 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 42531633 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 32068244 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 7850703 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 2612686 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 42531633 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 32068244 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 7850703 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 2612686 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 42531633 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.016253 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.016459 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122655 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.022828 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.016253 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.016459 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122655 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.022828 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.016253 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.016459 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122655 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.022828 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13885.522915 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13812.221460 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6407.026112 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13885.522915 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13812.221460 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6407.026112 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13885.522915 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13812.221460 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6407.026112 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 1940 # number of cycles access was blocked +system.cpu0.icache.replacements 952687 # number of replacements +system.cpu0.icache.tagsinuse 511.197182 # Cycle average of tags in use +system.cpu0.icache.total_refs 41854963 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 953198 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 43.910041 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 10248069000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 255.807414 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 79.618511 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu2.inst 175.771256 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.499624 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.155505 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu2.inst 0.343303 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998432 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 31831928 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 7734859 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 2288176 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 41854963 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 31831928 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 7734859 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 2288176 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 41854963 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 31831928 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 7734859 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 2288176 # number of overall hits +system.cpu0.icache.overall_hits::total 41854963 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 521348 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 128929 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 320069 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 970346 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 521348 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 128929 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 320069 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 970346 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 521348 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 128929 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 320069 # number of overall misses +system.cpu0.icache.overall_misses::total 970346 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1813964500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4473822486 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6287786986 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1813964500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4473822486 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6287786986 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1813964500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4473822486 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6287786986 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 32353276 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 7863788 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 2608245 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 42825309 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 32353276 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 7863788 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 2608245 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 42825309 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 32353276 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 7863788 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 2608245 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 42825309 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.016114 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.016395 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122714 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.022658 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.016114 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.016395 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122714 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.022658 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.016114 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.016395 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122714 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.022658 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14069.483980 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13977.681331 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6479.943222 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14069.483980 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13977.681331 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6479.943222 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14069.483980 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13977.681331 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6479.943222 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 5140 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 125 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 170 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.520000 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 30.235294 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16767 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 16767 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 16767 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 16767 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 16767 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 16767 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 129218 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 303693 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 432911 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 129218 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 303693 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 432911 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 129218 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 303693 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 432911 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1535823500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3649123991 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 5184947491 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1535823500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3649123991 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 5184947491 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1535823500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3649123991 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 5184947491 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016459 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.116238 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.010179 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.016459 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.116238 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.010179 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.016459 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.116238 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.010179 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11885.522915 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12015.831748 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11976.936347 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11885.522915 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12015.831748 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11976.936347 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11885.522915 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12015.831748 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11976.936347 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16973 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 16973 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 16973 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 16973 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 16973 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 16973 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 128929 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 303096 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 432025 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 128929 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 303096 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 432025 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 128929 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 303096 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 432025 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1556106500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3684192488 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 5240298988 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1556106500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3684192488 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 5240298988 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1556106500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3684192488 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 5240298988 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016395 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.116207 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.010088 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.016395 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.116207 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.010088 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.016395 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.116207 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.010088 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12069.483980 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12155.199963 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12129.619786 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12069.483980 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12155.199963 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12129.619786 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12069.483980 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12155.199963 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12129.619786 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1392058 # number of replacements +system.cpu0.dcache.replacements 1392453 # number of replacements system.cpu0.dcache.tagsinuse 511.997817 # Cycle average of tags in use -system.cpu0.dcache.total_refs 13312306 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1392570 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 9.559524 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 13322506 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1392965 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 9.564135 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 249.308176 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 86.874382 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu2.data 175.815259 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.486930 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.169677 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu2.data 0.343389 # Average percentage of cache occupancy +system.cpu0.dcache.occ_blocks::cpu0.data 248.356870 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 87.947367 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu2.data 175.693580 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.485072 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.171772 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu2.data 0.343152 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999996 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 4039145 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1097317 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 2422916 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7559378 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3194729 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 858607 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 1315997 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 5369333 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116325 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19416 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 48495 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 184236 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 125365 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21489 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 52431 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 199285 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 7233874 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 1955924 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 3738913 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12928711 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 7233874 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 1955924 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 3738913 # number of overall hits -system.cpu0.dcache.overall_hits::total 12928711 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 705940 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 103484 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 550231 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1359655 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 168833 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 48200 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 562641 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 779674 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9600 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2204 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 7141 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 18945 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu2.data 2 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 874773 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 151684 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 1112872 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2139329 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 874773 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 151684 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 1112872 # number of overall misses -system.cpu0.dcache.overall_misses::total 2139329 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2154110500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9456795000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11610905500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1416943000 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 15644055577 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 17060998577 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 29039000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 106906000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 135945000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 26000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 26000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 3571053500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 25100850577 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 28671904077 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 3571053500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 25100850577 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 28671904077 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 4745085 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1200801 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 2973147 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 8919033 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 3363562 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 906807 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 1878638 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6149007 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 125925 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21620 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 55636 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 203181 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 125365 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21489 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 52433 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 199287 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 8108647 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 2107608 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 4851785 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 15068040 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 8108647 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 2107608 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 4851785 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 15068040 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.148773 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.086179 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.185067 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.152444 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.050195 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.053154 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.299494 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.126797 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076236 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.101943 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.128352 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.093242 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000038 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000010 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.107881 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.071970 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.229374 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.141978 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.107881 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.071970 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.229374 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.141978 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 20815.879750 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17186.954207 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 8539.596809 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 29397.157676 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 27804.684651 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 21882.220745 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13175.589837 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14970.732390 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7175.771971 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 23542.717096 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 22555.020323 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 13402.288324 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23542.717096 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 22555.020323 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 13402.288324 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 496552 # number of cycles access was blocked +system.cpu0.dcache.ReadReq_hits::cpu0.data 4047371 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1097591 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 2422188 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7567150 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3200230 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 858461 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 1312963 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 5371654 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116449 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19275 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 48623 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 184347 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 125392 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21336 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 52561 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 199289 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 7247601 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 1956052 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 3735151 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 12938804 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 7247601 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 1956052 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 3735151 # number of overall hits +system.cpu0.dcache.overall_hits::total 12938804 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 707756 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 103680 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 547661 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1359097 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 169218 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 48063 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 563002 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 780283 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9501 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2193 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 7002 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 18696 # number of LoadLockedReq misses +system.cpu0.dcache.demand_misses::cpu0.data 876974 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 151743 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 1110663 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2139380 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 876974 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 151743 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 1110663 # number of overall misses +system.cpu0.dcache.overall_misses::total 2139380 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2172880000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9444240500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11617120500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1393922000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 14767149219 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 16161071219 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 28928500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 105213000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 134141500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 3566802000 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 24211389719 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 27778191719 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 3566802000 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 24211389719 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 27778191719 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 4755127 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1201271 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 2969849 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8926247 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 3369448 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 906524 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 1875965 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 6151937 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 125950 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21468 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 55625 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 203043 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 125392 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21336 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 52561 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 199289 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 8124575 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 2107795 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 4845814 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 15078184 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 8124575 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 2107795 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 4845814 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 15078184 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.148841 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.086309 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.184407 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.152259 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.050221 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.053019 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.300113 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.126835 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.075435 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.102152 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.125879 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092079 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.107941 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.071991 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.229201 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.141886 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.107941 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.071991 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.229201 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.141886 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 20957.561728 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17244.683299 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 8547.675773 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 29001.976572 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 26229.301528 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 20711.807407 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13191.290470 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15026.135390 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7174.876979 # average LoadLockedReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 23505.545561 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 21799.042301 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 12984.225205 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23505.545561 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 21799.042301 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 12984.225205 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 420237 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 580 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 17061 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 16818 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 29.104507 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 24.987335 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets 82.857143 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 835817 # number of writebacks -system.cpu0.dcache.writebacks::total 835817 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 286842 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 286842 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 477332 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 477332 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1469 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1469 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 764174 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 764174 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 764174 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 764174 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 103484 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 263389 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 366873 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 48200 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 85309 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 133509 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2204 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5672 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7876 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 2 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 151684 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 348698 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 500382 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 151684 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 348698 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 500382 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 1947142500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4307606000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6254748500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1320543000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2299251630 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 3619794630 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24631000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 72250500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 96881500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 22000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 22000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3267685500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6606857630 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 9874543130 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3267685500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6606857630 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 9874543130 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 288177500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 339273500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 627451000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 357416500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 414861500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 772278000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 645594000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 754135000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1399729000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.086179 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.088589 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.041134 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.053154 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.045410 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021712 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.101943 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.101948 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.038763 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000038 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000010 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.071970 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.071870 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.033208 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.071970 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.071870 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.033208 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18815.879750 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16354.540243 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17048.811169 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27397.157676 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26952.040582 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27112.738692 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11175.589837 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12738.099436 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12300.850686 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21542.717096 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18947.219743 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19734.009477 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21542.717096 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 18947.219743 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19734.009477 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 836144 # number of writebacks +system.cpu0.dcache.writebacks::total 836144 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 285747 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 285747 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 477794 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 477794 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1510 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1510 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 763541 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 763541 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 763541 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 763541 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 103680 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 261914 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 365594 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 48063 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 85208 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 133271 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2193 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5492 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7685 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 151743 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 347122 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 498865 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 151743 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 347122 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 498865 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 1965520000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4314581000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6280101000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1297796000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2151055620 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 3448851620 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24542500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 69880000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 94422500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3263316000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6465636620 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 9728952620 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3263316000 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6465636620 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 9728952620 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 287578500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 342019500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 629598000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 357171000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 418642000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 775813000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 644749500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 760661500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1405411000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.086309 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.088191 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.040957 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.053019 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.045421 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021663 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.102152 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.098733 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.037849 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.071991 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.071633 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.033085 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.071991 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.071633 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.033085 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18957.561728 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16473.273670 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17177.801058 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27001.976572 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25244.761290 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25878.485342 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11191.290470 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12723.962127 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12286.597267 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21505.545561 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18626.409793 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19502.175178 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21505.545561 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 18626.409793 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19502.175178 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1162,22 +1142,22 @@ system.cpu1.dtb.fetch_hits 0 # IT system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 1220100 # DTB read hits -system.cpu1.dtb.read_misses 1488 # DTB read misses -system.cpu1.dtb.read_acv 40 # DTB read access violations -system.cpu1.dtb.read_accesses 143779 # DTB read accesses -system.cpu1.dtb.write_hits 928690 # DTB write hits -system.cpu1.dtb.write_misses 201 # DTB write misses +system.cpu1.dtb.read_hits 1220324 # DTB read hits +system.cpu1.dtb.read_misses 1556 # DTB read misses +system.cpu1.dtb.read_acv 46 # DTB read access violations +system.cpu1.dtb.read_accesses 144016 # DTB read accesses +system.cpu1.dtb.write_hits 928239 # DTB write hits +system.cpu1.dtb.write_misses 207 # DTB write misses system.cpu1.dtb.write_acv 24 # DTB write access violations -system.cpu1.dtb.write_accesses 59743 # DTB write accesses -system.cpu1.dtb.data_hits 2148790 # DTB hits -system.cpu1.dtb.data_misses 1689 # DTB misses -system.cpu1.dtb.data_acv 64 # DTB access violations -system.cpu1.dtb.data_accesses 203522 # DTB accesses -system.cpu1.itb.fetch_hits 872643 # ITB hits -system.cpu1.itb.fetch_misses 756 # ITB misses -system.cpu1.itb.fetch_acv 43 # ITB acv -system.cpu1.itb.fetch_accesses 873399 # ITB accesses +system.cpu1.dtb.write_accesses 60107 # DTB write accesses +system.cpu1.dtb.data_hits 2148563 # DTB hits +system.cpu1.dtb.data_misses 1763 # DTB misses +system.cpu1.dtb.data_acv 70 # DTB access violations +system.cpu1.dtb.data_accesses 204123 # DTB accesses +system.cpu1.itb.fetch_hits 875123 # ITB hits +system.cpu1.itb.fetch_misses 774 # ITB misses +system.cpu1.itb.fetch_acv 46 # ITB acv +system.cpu1.itb.fetch_accesses 875897 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1190,28 +1170,28 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 953546573 # number of cpu cycles simulated +system.cpu1.numCycles 953544050 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 7848949 # Number of instructions committed -system.cpu1.committedOps 7848949 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 7301756 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 45390 # Number of float alu accesses -system.cpu1.num_func_calls 212250 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 958041 # number of instructions that are conditional controls -system.cpu1.num_int_insts 7301756 # number of integer instructions -system.cpu1.num_fp_insts 45390 # number of float instructions -system.cpu1.num_int_register_reads 10145726 # number of times the integer registers were read -system.cpu1.num_int_register_writes 5312805 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 24524 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 24770 # number of times the floating registers were written -system.cpu1.num_mem_refs 2156479 # number of memory refs -system.cpu1.num_load_insts 1225350 # Number of load instructions -system.cpu1.num_store_insts 931129 # Number of store instructions -system.cpu1.num_idle_cycles -1690648572.086683 # Number of idle cycles -system.cpu1.num_busy_cycles 2644195145.086683 # Number of busy cycles -system.cpu1.not_idle_fraction 2.773011 # Percentage of non-idle cycles -system.cpu1.idle_fraction -1.773011 # Percentage of idle cycles +system.cpu1.committedInsts 7861954 # Number of instructions committed +system.cpu1.committedOps 7861954 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 7314134 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 45433 # Number of float alu accesses +system.cpu1.num_func_calls 212083 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 960162 # number of instructions that are conditional controls +system.cpu1.num_int_insts 7314134 # number of integer instructions +system.cpu1.num_fp_insts 45433 # number of float instructions +system.cpu1.num_int_register_reads 10166177 # number of times the integer registers were read +system.cpu1.num_int_register_writes 5323216 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 24545 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 24803 # number of times the floating registers were written +system.cpu1.num_mem_refs 2156447 # number of memory refs +system.cpu1.num_load_insts 1225739 # Number of load instructions +system.cpu1.num_store_insts 930708 # Number of store instructions +system.cpu1.num_idle_cycles 195910529.325868 # Number of idle cycles +system.cpu1.num_busy_cycles 757633520.674132 # Number of busy cycles +system.cpu1.not_idle_fraction 0.794545 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.205455 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu1.kern.inst.hwrei 0 # number of hwrei instructions executed @@ -1229,35 +1209,35 @@ system.cpu1.kern.mode_ticks::kernel 0 # nu system.cpu1.kern.mode_ticks::user 0 # number of ticks spent at the given mode system.cpu1.kern.mode_ticks::idle 0 # number of ticks spent at the given mode system.cpu1.kern.swap_context 0 # number of times the context was actually changed -system.cpu2.branchPred.lookups 8367198 # Number of BP lookups -system.cpu2.branchPred.condPredicted 7675066 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 129021 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 6898028 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 5713360 # Number of BTB hits +system.cpu2.branchPred.lookups 8412637 # Number of BP lookups +system.cpu2.branchPred.condPredicted 7718594 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 129281 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 6816710 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 5762098 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 82.825990 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 286292 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 15213 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 84.529018 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 288280 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 15520 # Number of incorrect RAS predictions. system.cpu2.dtb.fetch_hits 0 # ITB hits system.cpu2.dtb.fetch_misses 0 # ITB misses system.cpu2.dtb.fetch_acv 0 # ITB acv system.cpu2.dtb.fetch_accesses 0 # ITB accesses -system.cpu2.dtb.read_hits 3233315 # DTB read hits -system.cpu2.dtb.read_misses 12189 # DTB read misses -system.cpu2.dtb.read_acv 135 # DTB read access violations -system.cpu2.dtb.read_accesses 219207 # DTB read accesses -system.cpu2.dtb.write_hits 2006633 # DTB write hits -system.cpu2.dtb.write_misses 2635 # DTB write misses -system.cpu2.dtb.write_acv 145 # DTB write access violations -system.cpu2.dtb.write_accesses 81760 # DTB write accesses -system.cpu2.dtb.data_hits 5239948 # DTB hits -system.cpu2.dtb.data_misses 14824 # DTB misses -system.cpu2.dtb.data_acv 280 # DTB access violations -system.cpu2.dtb.data_accesses 300967 # DTB accesses -system.cpu2.itb.fetch_hits 374893 # ITB hits -system.cpu2.itb.fetch_misses 5781 # ITB misses -system.cpu2.itb.fetch_acv 261 # ITB acv -system.cpu2.itb.fetch_accesses 380674 # ITB accesses +system.cpu2.dtb.read_hits 3230835 # DTB read hits +system.cpu2.dtb.read_misses 11458 # DTB read misses +system.cpu2.dtb.read_acv 112 # DTB read access violations +system.cpu2.dtb.read_accesses 217040 # DTB read accesses +system.cpu2.dtb.write_hits 2001660 # DTB write hits +system.cpu2.dtb.write_misses 2605 # DTB write misses +system.cpu2.dtb.write_acv 143 # DTB write access violations +system.cpu2.dtb.write_accesses 81606 # DTB write accesses +system.cpu2.dtb.data_hits 5232495 # DTB hits +system.cpu2.dtb.data_misses 14063 # DTB misses +system.cpu2.dtb.data_acv 255 # DTB access violations +system.cpu2.dtb.data_accesses 298646 # DTB accesses +system.cpu2.itb.fetch_hits 371714 # ITB hits +system.cpu2.itb.fetch_misses 5691 # ITB misses +system.cpu2.itb.fetch_acv 245 # ITB acv +system.cpu2.itb.fetch_accesses 377405 # ITB accesses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.read_acv 0 # DTB read access violations @@ -1270,270 +1250,270 @@ system.cpu2.itb.data_hits 0 # DT system.cpu2.itb.data_misses 0 # DTB misses system.cpu2.itb.data_acv 0 # DTB access violations system.cpu2.itb.data_accesses 0 # DTB accesses -system.cpu2.numCycles 30553382 # number of cpu cycles simulated +system.cpu2.numCycles 30535701 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 8548806 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 34839646 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 8367198 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 5999652 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 8085881 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 623525 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 9702754 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 9910 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 1956 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 65426 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 78066 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 227 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 2612689 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 89635 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 26899441 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.295181 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.310992 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 8533986 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 34964689 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 8412637 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 6050378 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 8133499 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 621333 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 9684422 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 10316 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 1948 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 62496 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 78611 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 386 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 2608249 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 90274 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 26910354 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.299302 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.309788 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 18813560 69.94% 69.94% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 273460 1.02% 70.96% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 442537 1.65% 72.60% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 4198605 15.61% 88.21% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 738968 2.75% 90.96% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 167733 0.62% 91.58% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 196064 0.73% 92.31% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 433736 1.61% 93.92% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 1634778 6.08% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 18776855 69.78% 69.78% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 272793 1.01% 70.79% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 440434 1.64% 72.43% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 4254201 15.81% 88.23% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 737771 2.74% 90.98% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 167398 0.62% 91.60% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 196636 0.73% 92.33% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 433593 1.61% 93.94% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 1630673 6.06% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 26899441 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.273855 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.140288 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 8679846 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 9796545 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 7488897 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 294076 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 394122 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 169250 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 12966 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 34438242 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 40605 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 394122 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 9036155 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 2833856 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 5793548 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 7343930 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1251886 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 33280862 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 2342 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 235752 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 410323 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 22341851 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 41449381 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 41284168 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 165213 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 20505105 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 1836746 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 509428 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 60335 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3708993 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 3395949 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 2096293 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 374269 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 256431 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 30745321 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 631973 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 30290863 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 30934 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 2196077 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 1091992 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 446408 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 26899441 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.126078 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.565187 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 26910354 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.275502 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.145043 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 8661365 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 9779402 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 7537150 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 294171 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 392382 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 168927 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 12968 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 34563094 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 40757 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 392382 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 9017323 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 2819487 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 5795757 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 7393744 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1245786 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 33400489 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 2356 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 234346 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 410991 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 22419821 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 41624595 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 41459018 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 165577 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 20586998 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 1832823 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 505460 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 60216 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3692928 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 3393863 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 2097985 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 374320 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 252386 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 30872998 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 630971 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 30415497 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 38395 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 2194504 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 1105046 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 445283 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 26910354 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.130253 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.565604 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 15349062 57.06% 57.06% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3113388 11.57% 68.64% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 1556519 5.79% 74.42% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 5024470 18.68% 93.10% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 916558 3.41% 96.51% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 490691 1.82% 98.33% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 288280 1.07% 99.40% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 142124 0.53% 99.93% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 18349 0.07% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 15319537 56.93% 56.93% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3107474 11.55% 68.48% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 1555934 5.78% 74.26% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 5075643 18.86% 93.12% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 913365 3.39% 96.51% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 492006 1.83% 98.34% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 286832 1.07% 99.41% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 141760 0.53% 99.93% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 17803 0.07% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 26899441 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 26910354 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 35139 13.92% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 113314 44.90% 58.82% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 103925 41.18% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 34989 13.90% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.90% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 113310 45.00% 58.89% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 103504 41.11% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 2456 0.01% 0.01% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 24571272 81.12% 81.13% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 20288 0.07% 81.19% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 81.19% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 8510 0.03% 81.22% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 81.22% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 81.22% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 81.22% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 1228 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 81.23% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 3364677 11.11% 92.33% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 2029119 6.70% 99.03% # Type of FU issued -system.cpu2.iq.FU_type_0::IprAccess 293313 0.97% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 2444 0.01% 0.01% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 24705605 81.23% 81.24% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 20302 0.07% 81.30% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 81.30% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 8486 0.03% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 1222 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 81.33% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 3362289 11.05% 92.39% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 2024695 6.66% 99.05% # Type of FU issued +system.cpu2.iq.FU_type_0::IprAccess 290454 0.95% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 30290863 # Type of FU issued -system.cpu2.iq.rate 0.991408 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 252378 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.008332 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 87527172 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 33461701 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 29889528 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 237307 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 115799 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 112442 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 30417117 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 123668 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 190380 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 30415497 # Type of FU issued +system.cpu2.iq.rate 0.996063 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 251803 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.008279 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 87793643 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 33586183 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 30009832 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 237903 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 116334 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 112629 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 30540939 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 123917 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 191281 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 417328 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 909 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 4219 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 161835 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 420182 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 991 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 4150 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 166078 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 5028 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 23504 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 4737 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 23355 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 394122 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 2048539 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 212384 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 32667767 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 225947 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 3395949 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 2096293 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 561038 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 149803 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 2446 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 4219 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 66256 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 130204 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 196460 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 30129770 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 3254028 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 161093 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 392382 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 2039220 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 211536 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 32790346 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 224393 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 3393863 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 2097985 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 560382 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 149727 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2248 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 4150 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 66680 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 129830 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 196510 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 30250738 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 3250585 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 164759 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 1290473 # number of nop insts executed -system.cpu2.iew.exec_refs 5267847 # number of memory reference insts executed -system.cpu2.iew.exec_branches 6767321 # Number of branches executed -system.cpu2.iew.exec_stores 2013819 # Number of stores executed -system.cpu2.iew.exec_rate 0.986135 # Inst execution rate -system.cpu2.iew.wb_sent 30034994 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 30001970 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 17305763 # num instructions producing a value -system.cpu2.iew.wb_consumers 20552521 # num instructions consuming a value +system.cpu2.iew.exec_nop 1286377 # number of nop insts executed +system.cpu2.iew.exec_refs 5259361 # number of memory reference insts executed +system.cpu2.iew.exec_branches 6817854 # Number of branches executed +system.cpu2.iew.exec_stores 2008776 # Number of stores executed +system.cpu2.iew.exec_rate 0.990668 # Inst execution rate +system.cpu2.iew.wb_sent 30155470 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 30122461 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 17393526 # num instructions producing a value +system.cpu2.iew.wb_consumers 20640191 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 0.981953 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.842026 # average fanout of values written-back +system.cpu2.iew.wb_rate 0.986467 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.842702 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 2377399 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 185565 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 182360 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 26505319 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.141095 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.851284 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 2374784 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 185688 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 182288 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 26517972 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.145282 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.851176 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 16405167 61.89% 61.89% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 2334119 8.81% 70.70% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1221930 4.61% 75.31% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 4753276 17.93% 93.24% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 503631 1.90% 95.14% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 187421 0.71% 95.85% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 180293 0.68% 96.53% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 181960 0.69% 97.22% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 737522 2.78% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 16375650 61.75% 61.75% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 2329506 8.78% 70.54% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1218962 4.60% 75.13% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 4807374 18.13% 93.26% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 502647 1.90% 95.16% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 186920 0.70% 95.86% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 179412 0.68% 96.54% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 180660 0.68% 97.22% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 736841 2.78% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 26505319 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 30245090 # Number of instructions committed -system.cpu2.commit.committedOps 30245090 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 26517972 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 30370560 # Number of instructions committed +system.cpu2.commit.committedOps 30370560 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 4913079 # Number of memory references committed -system.cpu2.commit.loads 2978621 # Number of loads committed -system.cpu2.commit.membars 65145 # Number of memory barriers committed -system.cpu2.commit.branches 6616794 # Number of branches committed -system.cpu2.commit.fp_insts 111215 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 28779164 # Number of committed integer instructions. -system.cpu2.commit.function_calls 231926 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 737522 # number cycles where commit BW limit reached +system.cpu2.commit.refs 4905588 # Number of memory references committed +system.cpu2.commit.loads 2973681 # Number of loads committed +system.cpu2.commit.membars 65235 # Number of memory barriers committed +system.cpu2.commit.branches 6667985 # Number of branches committed +system.cpu2.commit.fp_insts 111312 # Number of committed floating point instructions. +system.cpu2.commit.int_insts 28908362 # Number of committed integer instructions. +system.cpu2.commit.function_calls 232233 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 736841 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 58315466 # The number of ROB reads -system.cpu2.rob.rob_writes 65639010 # The number of ROB writes -system.cpu2.timesIdled 244602 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 3653941 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 1745271968 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 29064360 # Number of Instructions Simulated -system.cpu2.committedOps 29064360 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 29064360 # Number of Instructions Simulated -system.cpu2.cpi 1.051232 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 1.051232 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.951265 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.951265 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 39620111 # number of integer regfile reads -system.cpu2.int_regfile_writes 21211926 # number of integer regfile writes -system.cpu2.fp_regfile_reads 68528 # number of floating regfile reads -system.cpu2.fp_regfile_writes 68903 # number of floating regfile writes -system.cpu2.misc_regfile_reads 4553685 # number of misc regfile reads -system.cpu2.misc_regfile_writes 261693 # number of misc regfile writes +system.cpu2.rob.rob_reads 58454827 # The number of ROB reads +system.cpu2.rob.rob_writes 65882898 # The number of ROB writes +system.cpu2.timesIdled 242873 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 3625347 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 1745288097 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 29192891 # Number of Instructions Simulated +system.cpu2.committedOps 29192891 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 29192891 # Number of Instructions Simulated +system.cpu2.cpi 1.045998 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 1.045998 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.956025 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.956025 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 39779581 # number of integer regfile reads +system.cpu2.int_regfile_writes 21289103 # number of integer regfile writes +system.cpu2.fp_regfile_reads 68643 # number of floating regfile reads +system.cpu2.fp_regfile_writes 68941 # number of floating regfile writes +system.cpu2.misc_regfile_reads 4607989 # number of misc regfile reads +system.cpu2.misc_regfile_writes 260558 # number of misc regfile writes system.cpu2.kern.inst.arm 0 # number of arm instructions executed system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu2.kern.inst.hwrei 0 # number of hwrei instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt index 46a681edb..4d949983c 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt @@ -1,126 +1,114 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.523205 # Number of seconds simulated -sim_ticks 2523204701000 # Number of ticks simulated -final_tick 2523204701000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.533245 # Number of seconds simulated +sim_ticks 2533245380500 # Number of ticks simulated +final_tick 2533245380500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 41110 # Simulator instruction rate (inst/s) -host_op_rate 52896 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1720016966 # Simulator tick rate (ticks/s) -host_mem_usage 452892 # Number of bytes of host memory used -host_seconds 1466.97 # Real time elapsed on the host -sim_insts 60306320 # Number of instructions simulated -sim_ops 77597310 # Number of ops (including micro ops) simulated -system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu.inst 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu.inst 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) +host_inst_rate 68339 # Simulator instruction rate (inst/s) +host_op_rate 87933 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2870562080 # Simulator tick rate (ticks/s) +host_mem_usage 409768 # Number of bytes of host memory used +host_seconds 882.49 # Real time elapsed on the host +sim_insts 60308251 # Number of instructions simulated +sim_ops 77599937 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 3264 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 192 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 797888 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093968 # Number of bytes read from this memory -system.physmem.bytes_read::total 129432976 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3783680 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.dtb.walker 2944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 797824 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9094032 # Number of bytes read from this memory +system.physmem.bytes_read::total 129432592 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 797824 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 797824 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3784128 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6799752 # Number of bytes written to this memory +system.physmem.bytes_written::total 6800200 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 51 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 3 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12467 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142127 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096856 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59120 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 46 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 12466 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142128 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096850 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59127 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813138 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47375333 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1294 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 76 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 316220 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3604134 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51297057 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 316220 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 316220 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1499553 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1195334 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2694887 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1499553 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47375333 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1294 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 76 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 316220 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4799468 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53991944 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096856 # Total number of read requests seen -system.physmem.writeReqs 813138 # Total number of write requests seen -system.physmem.cpureqs 218433 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 966198784 # Total number of bytes read from memory -system.physmem.bytesWritten 52040832 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 129432976 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6799752 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 308 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4701 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 943619 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 943957 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 943426 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 943469 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 943373 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 943243 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 943117 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 943291 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 943773 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 943640 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 943701 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 943687 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 943747 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 943605 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 943661 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 943239 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50100 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50374 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 49971 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 50036 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50909 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50818 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 50668 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50825 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51146 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 51221 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 51118 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51111 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51356 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51168 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51290 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51027 # Track writes on a per bank basis +system.physmem.num_writes::total 813145 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47187558 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1162 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 314941 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3589874 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51093587 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 314941 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314941 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1493787 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1190596 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2684383 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1493787 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47187558 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1162 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 314941 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4780470 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53777969 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096850 # Total number of read requests seen +system.physmem.writeReqs 813145 # Total number of write requests seen +system.physmem.cpureqs 218417 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 966198400 # Total number of bytes read from memory +system.physmem.bytesWritten 52041280 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 129432592 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6800200 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 331 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 4684 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 943938 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 943448 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 943393 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 944192 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 943987 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 943149 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 943276 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 943874 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 943803 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 943307 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 943198 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 943602 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 943695 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 943079 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 942979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 943599 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50829 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50415 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50439 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51156 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50914 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50181 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 50283 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50861 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51365 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 50905 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50799 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51184 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51242 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50716 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50629 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51227 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 1189836 # Number of times wr buffer was full causing retry -system.physmem.totGap 2523203522000 # Total gap between requests +system.physmem.numWrRetry 2173038 # Number of times wr buffer was full causing retry +system.physmem.totGap 2533244279000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 36 # Categorize read packet sizes system.physmem.readPktSize::3 14942208 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154612 # Categorize read packet sizes +system.physmem.readPktSize::6 154606 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 1943854 # categorize write packet sizes +system.physmem.writePktSize::2 2927056 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 59120 # categorize write packet sizes +system.physmem.writePktSize::6 59127 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -129,30 +117,30 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4701 # categorize neither packet sizes +system.physmem.neitherpktsize::6 4684 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 1043197 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 981510 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 938251 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 972710 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2730334 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2737857 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5375310 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 45160 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 30623 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 30406 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 30384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 57649 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 38036 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 64911 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 17196 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 2864 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 121 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 1040308 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 981234 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 950339 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3550137 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2675999 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2688015 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2649233 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 60810 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59292 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 108760 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 157649 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 108311 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 16828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 16678 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 21784 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 11013 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 111 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -165,15 +153,15 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2796 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2911 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3000 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3093 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3215 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3380 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3546 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3696 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3837 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2636 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2726 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2860 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3024 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3149 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3233 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3319 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3428 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3482 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 35354 # What write queue length does an incoming req see @@ -184,61 +172,73 @@ system.physmem.wrQLenPdf::15 35354 # Wh system.physmem.wrQLenPdf::16 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 35354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32558 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32443 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 32261 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 32139 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 31974 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 31808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 31658 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 31517 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32719 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32629 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32495 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 32330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 32205 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 32035 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 31926 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 31872 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 328245753609 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 404988565609 # Sum of mem lat for all requests -system.physmem.totBusLat 60386192000 # Total cycles spent in databus access -system.physmem.totBankLat 16356620000 # Total cycles spent in bank access -system.physmem.avgQLat 21743.10 # Average queueing delay per request -system.physmem.avgBankLat 1083.47 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26826.57 # Average memory access latency -system.physmem.avgRdBW 382.93 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 20.62 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 51.30 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 2.69 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.52 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.16 # Average read queue length over time -system.physmem.avgWrQLen 10.68 # Average write queue length over time -system.physmem.readRowHits 15052450 # Number of row buffer hits during reads -system.physmem.writeRowHits 784654 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.71 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 96.50 # Row buffer hit rate for writes -system.physmem.avgGap 158592.36 # Average gap between requests +system.physmem.totQLat 393028587393 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 485428123643 # Sum of mem lat for all requests +system.physmem.totBusLat 75482595000 # Total cycles spent in databus access +system.physmem.totBankLat 16916941250 # Total cycles spent in bank access +system.physmem.avgQLat 26034.38 # Average queueing delay per request +system.physmem.avgBankLat 1120.59 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 32154.97 # Average memory access latency +system.physmem.avgRdBW 381.41 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 20.54 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 51.09 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 2.68 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 3.14 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.19 # Average read queue length over time +system.physmem.avgWrQLen 12.52 # Average write queue length over time +system.physmem.readRowHits 15020214 # Number of row buffer hits during reads +system.physmem.writeRowHits 793069 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.49 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 97.53 # Row buffer hit rate for writes +system.physmem.avgGap 159223.45 # Average gap between requests +system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu.inst 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu.inst 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu.branchPred.lookups 14400111 # Number of BP lookups -system.cpu.branchPred.condPredicted 11483411 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 706790 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9536193 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7670918 # Number of BTB hits +system.cpu.branchPred.lookups 14667589 # Number of BP lookups +system.cpu.branchPred.condPredicted 11748926 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 705805 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9784798 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7931964 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.440046 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1400062 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72720 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.064157 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1398744 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72667 # Number of incorrect RAS predictions. system.cpu.checker.dtb.inst_hits 0 # ITB inst hits system.cpu.checker.dtb.inst_misses 0 # ITB inst misses -system.cpu.checker.dtb.read_hits 14986991 # DTB read hits +system.cpu.checker.dtb.read_hits 14987593 # DTB read hits system.cpu.checker.dtb.read_misses 7307 # DTB read misses -system.cpu.checker.dtb.write_hits 11227488 # DTB write hits +system.cpu.checker.dtb.write_hits 11227866 # DTB write hits system.cpu.checker.dtb.write_misses 2189 # DTB write misses system.cpu.checker.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA @@ -249,13 +249,13 @@ system.cpu.checker.dtb.align_faults 0 # Nu system.cpu.checker.dtb.prefetch_faults 178 # Number of TLB faults due to prefetch system.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.checker.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions -system.cpu.checker.dtb.read_accesses 14994298 # DTB read accesses -system.cpu.checker.dtb.write_accesses 11229677 # DTB write accesses +system.cpu.checker.dtb.read_accesses 14994900 # DTB read accesses +system.cpu.checker.dtb.write_accesses 11230055 # DTB write accesses system.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.checker.dtb.hits 26214479 # DTB hits +system.cpu.checker.dtb.hits 26215459 # DTB hits system.cpu.checker.dtb.misses 9496 # DTB misses -system.cpu.checker.dtb.accesses 26223975 # DTB accesses -system.cpu.checker.itb.inst_hits 61480313 # ITB inst hits +system.cpu.checker.dtb.accesses 26224955 # DTB accesses +system.cpu.checker.itb.inst_hits 61482253 # ITB inst hits system.cpu.checker.itb.inst_misses 4471 # ITB inst misses system.cpu.checker.itb.read_hits 0 # DTB read hits system.cpu.checker.itb.read_misses 0 # DTB read misses @@ -272,36 +272,36 @@ system.cpu.checker.itb.domain_faults 0 # Nu system.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.checker.itb.read_accesses 0 # DTB read accesses system.cpu.checker.itb.write_accesses 0 # DTB write accesses -system.cpu.checker.itb.inst_accesses 61484784 # ITB inst accesses -system.cpu.checker.itb.hits 61480313 # DTB hits +system.cpu.checker.itb.inst_accesses 61486724 # ITB inst accesses +system.cpu.checker.itb.hits 61482253 # DTB hits system.cpu.checker.itb.misses 4471 # DTB misses -system.cpu.checker.itb.accesses 61484784 # DTB accesses -system.cpu.checker.numCycles 77883110 # number of cpu cycles simulated +system.cpu.checker.itb.accesses 61486724 # DTB accesses +system.cpu.checker.numCycles 77885746 # number of cpu cycles simulated system.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51212683 # DTB read hits -system.cpu.dtb.read_misses 73387 # DTB read misses -system.cpu.dtb.write_hits 11701466 # DTB write hits -system.cpu.dtb.write_misses 17011 # DTB write misses +system.cpu.dtb.read_hits 51389080 # DTB read hits +system.cpu.dtb.read_misses 73326 # DTB read misses +system.cpu.dtb.write_hits 11702658 # DTB write hits +system.cpu.dtb.write_misses 17128 # DTB write misses system.cpu.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 7759 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2457 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 493 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 7749 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2506 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 491 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1316 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51286070 # DTB read accesses -system.cpu.dtb.write_accesses 11718477 # DTB write accesses +system.cpu.dtb.perms_faults 1337 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51462406 # DTB read accesses +system.cpu.dtb.write_accesses 11719786 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 62914149 # DTB hits -system.cpu.dtb.misses 90398 # DTB misses -system.cpu.dtb.accesses 63004547 # DTB accesses -system.cpu.itb.inst_hits 11530598 # ITB inst hits -system.cpu.itb.inst_misses 11503 # ITB inst misses +system.cpu.dtb.hits 63091738 # DTB hits +system.cpu.dtb.misses 90454 # DTB misses +system.cpu.dtb.accesses 63182192 # DTB accesses +system.cpu.itb.inst_hits 12277036 # ITB inst hits +system.cpu.itb.inst_misses 11490 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -310,114 +310,114 @@ system.cpu.itb.flush_tlb 4 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 5166 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 5150 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2992 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2988 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 11542101 # ITB inst accesses -system.cpu.itb.hits 11530598 # DTB hits -system.cpu.itb.misses 11503 # DTB misses -system.cpu.itb.accesses 11542101 # DTB accesses -system.cpu.numCycles 469830472 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 12288526 # ITB inst accesses +system.cpu.itb.hits 12277036 # DTB hits +system.cpu.itb.misses 11490 # DTB misses +system.cpu.itb.accesses 12288526 # DTB accesses +system.cpu.numCycles 472097236 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 29776209 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 90590417 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14400111 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9070980 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 20202933 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4722920 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 125032 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 95829394 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2555 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 95206 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 195647 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 358 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 11526864 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 692679 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5866 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 149483349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.755286 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.112756 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 30535145 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 95659606 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14667589 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9330708 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 21094710 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5261516 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 125902 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 95951841 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2603 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 94532 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 195374 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 334 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 12273314 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 886277 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5889 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 151614227 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.781014 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.145237 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 129295948 86.50% 86.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1305590 0.87% 87.37% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1714120 1.15% 88.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2303032 1.54% 90.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2113838 1.41% 91.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1113268 0.74% 92.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2558966 1.71% 93.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 744431 0.50% 94.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8334156 5.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 130534830 86.10% 86.10% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1304262 0.86% 86.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1711991 1.13% 88.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2483160 1.64% 89.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2210564 1.46% 91.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1108348 0.73% 91.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2746367 1.81% 93.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 744764 0.49% 94.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8769941 5.78% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 149483349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.030650 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.192815 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 31568829 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 95441634 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18423468 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 962668 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3086750 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1958757 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 171759 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 107509453 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 567408 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3086750 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 33316275 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36833231 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 52536283 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 17586527 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6124283 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 102642292 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 21405 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1017740 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4132022 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 26613 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 106442929 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 468643722 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 468552758 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 90964 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 78387937 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 28054991 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 830730 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 737238 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12262816 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 19748975 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13319169 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1971812 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2437048 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 95275123 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983935 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 123023978 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 168737 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 19077764 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 47550140 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501597 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 149483349 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.822995 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.535359 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 151614227 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.031069 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.202627 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32507875 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 95564460 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 19109346 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 988199 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3444347 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1959915 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 171959 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 112281673 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 569222 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3444347 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 34437159 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36947144 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 52554741 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18109845 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6120991 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 105853391 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 21725 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1011282 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4135399 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 28413 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 110224508 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 484220176 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 484129547 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 90629 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 78390630 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 31833877 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 830294 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 736801 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12261174 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 20294238 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13503315 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1968797 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2454387 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 97750102 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1983216 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 124244624 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 169680 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 21546848 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 56327140 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 500803 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 151614227 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.819479 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.532560 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 105584615 70.63% 70.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 13583539 9.09% 79.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7010052 4.69% 84.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5841080 3.91% 88.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12416825 8.31% 96.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2753053 1.84% 98.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1723438 1.15% 99.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 442074 0.30% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 128673 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 107320603 70.79% 70.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13614389 8.98% 79.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7121261 4.70% 84.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5900322 3.89% 88.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12601828 8.31% 96.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2772948 1.83% 98.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1691791 1.12% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 464731 0.31% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 126354 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 149483349 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 151614227 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 60184 0.68% 0.68% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 2 0.00% 0.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 59822 0.68% 0.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 7 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.68% # attempts to use FU when none available @@ -445,383 +445,383 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.68% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.68% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8365721 94.70% 95.38% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 408464 4.62% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8365800 94.71% 95.39% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 407388 4.61% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 363666 0.30% 0.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 57715634 46.91% 47.21% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93245 0.08% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 22 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 17 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 17 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52529463 42.70% 89.99% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12319801 10.01% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 363666 0.29% 0.29% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 58568271 47.14% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93243 0.08% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 19 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 1 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 14 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 14 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52895196 42.57% 90.08% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12322086 9.92% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 123023978 # Type of FU issued -system.cpu.iq.rate 0.261848 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8834371 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071810 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 404601083 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 116353341 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85576668 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23374 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12534 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10291 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 131482242 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12441 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 624673 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 124244624 # Type of FU issued +system.cpu.iq.rate 0.263176 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8833017 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071094 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409173362 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 121296699 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85947126 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 22922 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12496 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10285 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 132701824 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12151 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 625056 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4094892 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6341 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 30170 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1587360 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4639526 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6246 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 30083 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1771107 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34109626 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 700754 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107778 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 879356 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3086750 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 27929596 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 435687 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 97480096 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 201338 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 19748975 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13319169 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1411062 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 114312 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3640 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 30170 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 351854 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 269334 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 621188 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 120956829 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 51898553 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2067149 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3444347 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 28046391 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 438374 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 99953895 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 200970 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 20294238 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13503315 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1410324 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 116022 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3795 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 30083 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 349489 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 270440 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 619929 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 121508078 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52074968 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2736546 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 221038 # number of nop insts executed -system.cpu.iew.exec_refs 64111605 # number of memory reference insts executed -system.cpu.iew.exec_branches 11477980 # Number of branches executed -system.cpu.iew.exec_stores 12213052 # Number of stores executed -system.cpu.iew.exec_rate 0.257448 # Inst execution rate -system.cpu.iew.wb_sent 119998029 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85586959 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47051195 # num instructions producing a value -system.cpu.iew.wb_consumers 87903517 # num instructions consuming a value +system.cpu.iew.exec_nop 220577 # number of nop insts executed +system.cpu.iew.exec_refs 64289334 # number of memory reference insts executed +system.cpu.iew.exec_branches 11563754 # Number of branches executed +system.cpu.iew.exec_stores 12214366 # Number of stores executed +system.cpu.iew.exec_rate 0.257379 # Inst execution rate +system.cpu.iew.wb_sent 120366152 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85957411 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47207424 # num instructions producing a value +system.cpu.iew.wb_consumers 88142728 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.182166 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.535260 # average fanout of values written-back +system.cpu.iew.wb_rate 0.182076 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.535579 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 18827380 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1482338 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 537525 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 146396599 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.531076 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.520958 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 21297531 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1482413 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 536366 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 148169880 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.524738 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.515080 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 118947239 81.25% 81.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13290993 9.08% 90.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3927955 2.68% 93.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2128242 1.45% 94.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1935809 1.32% 95.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 981559 0.67% 96.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1577858 1.08% 97.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 757669 0.52% 98.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2849275 1.95% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 120738862 81.49% 81.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13327822 8.99% 90.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3883611 2.62% 93.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2123257 1.43% 94.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1920888 1.30% 95.83% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 968544 0.65% 96.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1598005 1.08% 97.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 699927 0.47% 98.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2908964 1.96% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 146396599 # Number of insts commited each cycle -system.cpu.commit.committedInsts 60456701 # Number of instructions committed -system.cpu.commit.committedOps 77747691 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 148169880 # Number of insts commited each cycle +system.cpu.commit.committedInsts 60458632 # Number of instructions committed +system.cpu.commit.committedOps 77750318 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27385892 # Number of memory references committed -system.cpu.commit.loads 15654083 # Number of loads committed -system.cpu.commit.membars 403583 # Number of memory barriers committed -system.cpu.commit.branches 9961154 # Number of branches committed +system.cpu.commit.refs 27386920 # Number of memory references committed +system.cpu.commit.loads 15654712 # Number of loads committed +system.cpu.commit.membars 403607 # Number of memory barriers committed +system.cpu.commit.branches 9961406 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 68853054 # Number of committed integer instructions. -system.cpu.commit.function_calls 991222 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2849275 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 68855494 # Number of committed integer instructions. +system.cpu.commit.function_calls 991273 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2908964 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 238273902 # The number of ROB reads -system.cpu.rob.rob_writes 196332947 # The number of ROB writes -system.cpu.timesIdled 1769968 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 320347123 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4576495890 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 60306320 # Number of Instructions Simulated -system.cpu.committedOps 77597310 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 60306320 # Number of Instructions Simulated -system.cpu.cpi 7.790734 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.790734 # CPI: Total CPI of All Threads -system.cpu.ipc 0.128358 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.128358 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 547824488 # number of integer regfile reads -system.cpu.int_regfile_writes 87698032 # number of integer regfile writes -system.cpu.fp_regfile_reads 8340 # number of floating regfile reads -system.cpu.fp_regfile_writes 2902 # number of floating regfile writes -system.cpu.misc_regfile_reads 30214457 # number of misc regfile reads -system.cpu.misc_regfile_writes 831851 # number of misc regfile writes -system.cpu.icache.replacements 979772 # number of replacements -system.cpu.icache.tagsinuse 511.620578 # Cycle average of tags in use -system.cpu.icache.total_refs 10466836 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 980284 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 10.677351 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 6363732000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 511.620578 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.999259 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.999259 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 10466836 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 10466836 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 10466836 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 10466836 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 10466836 # number of overall hits -system.cpu.icache.overall_hits::total 10466836 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1059904 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1059904 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1059904 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1059904 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1059904 # number of overall misses -system.cpu.icache.overall_misses::total 1059904 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 13935365493 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 13935365493 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 13935365493 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 13935365493 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 13935365493 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 13935365493 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 11526740 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 11526740 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 11526740 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 11526740 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 11526740 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 11526740 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.091952 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.091952 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.091952 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.091952 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.091952 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.091952 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13147.761961 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13147.761961 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13147.761961 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13147.761961 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13147.761961 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13147.761961 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5103 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 436 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 297 # number of cycles access was blocked +system.cpu.rob.rob_reads 242460133 # The number of ROB reads +system.cpu.rob.rob_writes 201635862 # The number of ROB writes +system.cpu.timesIdled 1769557 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 320483009 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4594310480 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 60308251 # Number of Instructions Simulated +system.cpu.committedOps 77599937 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 60308251 # Number of Instructions Simulated +system.cpu.cpi 7.828070 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.828070 # CPI: Total CPI of All Threads +system.cpu.ipc 0.127745 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.127745 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 550197997 # number of integer regfile reads +system.cpu.int_regfile_writes 88410648 # number of integer regfile writes +system.cpu.fp_regfile_reads 8198 # number of floating regfile reads +system.cpu.fp_regfile_writes 2906 # number of floating regfile writes +system.cpu.misc_regfile_reads 30226423 # number of misc regfile reads +system.cpu.misc_regfile_writes 831902 # number of misc regfile writes +system.cpu.icache.replacements 980802 # number of replacements +system.cpu.icache.tagsinuse 511.577289 # Cycle average of tags in use +system.cpu.icache.total_refs 11213050 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 981314 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 11.426567 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 6406924000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 511.577289 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.999174 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.999174 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 11213050 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 11213050 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 11213050 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 11213050 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 11213050 # number of overall hits +system.cpu.icache.overall_hits::total 11213050 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060138 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060138 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060138 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060138 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060138 # number of overall misses +system.cpu.icache.overall_misses::total 1060138 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14001105997 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14001105997 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14001105997 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14001105997 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14001105997 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14001105997 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 12273188 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 12273188 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 12273188 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 12273188 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 12273188 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 12273188 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.086378 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.086378 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.086378 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.086378 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.086378 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.086378 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13206.871178 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13206.871178 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13206.871178 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13206.871178 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13206.871178 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13206.871178 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 4476 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 4 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 295 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 17.181818 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 436 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 15.172881 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 4 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79583 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79583 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79583 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79583 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79583 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79583 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980321 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 980321 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 980321 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 980321 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 980321 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 980321 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11335281493 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11335281493 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11335281493 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11335281493 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11335281493 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11335281493 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 6803000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 6803000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 6803000 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 6803000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085048 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.085048 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.085048 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11562.826353 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11562.826353 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11562.826353 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11562.826353 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11562.826353 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11562.826353 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 78782 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 78782 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 78782 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 78782 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 78782 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 78782 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 981356 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 981356 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 981356 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 981356 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 981356 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 981356 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11396806498 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11396806498 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11396806498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11396806498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11396806498 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11396806498 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7553500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7553500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7553500 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 7553500 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079959 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.079959 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.079959 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11613.325336 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11613.325336 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11613.325336 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11613.325336 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11613.325336 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11613.325336 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 64384 # number of replacements -system.cpu.l2cache.tagsinuse 51365.557849 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1909698 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 129778 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 14.715114 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 2488155004000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 36926.744718 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.dtb.walker 36.464010 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.003926 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 8168.761699 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6233.583496 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.563457 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000556 # Average percentage of cache occupancy +system.cpu.l2cache.replacements 64377 # number of replacements +system.cpu.l2cache.tagsinuse 51361.576516 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1911659 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 129770 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 14.731132 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 2498200145000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 36918.334944 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.dtb.walker 32.795639 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.000348 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 8184.403113 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6226.042472 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.563329 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000500 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.124645 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.095117 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.783776 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 78725 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10899 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 966625 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 387064 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1443313 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607596 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607596 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 39 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 39 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 10 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 10 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112907 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112907 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 78725 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10899 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 966625 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 499971 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1556220 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 78725 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10899 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 966625 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 499971 # number of overall hits -system.cpu.l2cache.overall_hits::total 1556220 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 51 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12362 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10723 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23139 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2923 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2923 # number of UpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 4 # number of SCUpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133204 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133204 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 51 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 3 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12362 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143927 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156343 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 51 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 3 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12362 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143927 # number of overall misses -system.cpu.l2cache.overall_misses::total 156343 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3708000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 187000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 653051500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 588973999 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1245920499 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 478500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 478500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6665784498 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6665784498 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3708000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 187000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 653051500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7254758497 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 7911704997 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3708000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 187000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 653051500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7254758497 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 7911704997 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 78776 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10902 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 978987 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397787 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1466452 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607596 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607596 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.occ_percent::cpu.inst 0.124884 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.095002 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.783715 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 79915 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11190 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967706 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 386775 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1445586 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607265 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607265 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 44 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 44 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 17 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 17 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 112880 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112880 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 79915 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 11190 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967706 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 499655 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1558466 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 79915 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 11190 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967706 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 499655 # number of overall hits +system.cpu.l2cache.overall_hits::total 1558466 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 46 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12360 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10717 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23125 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2918 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2918 # number of UpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133200 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133200 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 46 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 12360 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143917 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156325 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 46 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 12360 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143917 # number of overall misses +system.cpu.l2cache.overall_misses::total 156325 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3160000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 118000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 702880500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 627994499 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1334152999 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 589500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 589500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6741992998 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6741992998 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3160000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 118000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 702880500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7369987497 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 8076145997 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3160000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 118000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 702880500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7369987497 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 8076145997 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 79961 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11192 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 980066 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397492 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1468711 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607265 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607265 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2962 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 2962 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 14 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 14 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246111 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246111 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 78776 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10902 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 978987 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643898 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1712563 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 78776 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10902 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 978987 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643898 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1712563 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000647 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000275 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012627 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026957 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.015779 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986833 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986833 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.285714 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.285714 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541235 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541235 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000647 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000275 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012627 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223525 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.091292 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000647 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000275 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012627 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223525 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.091292 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 72705.882353 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 62333.333333 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52827.333765 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54926.233237 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 53845.045119 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 163.701676 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 163.701676 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50041.924402 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50041.924402 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 72705.882353 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 62333.333333 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52827.333765 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50405.820291 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50604.792009 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 72705.882353 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 62333.333333 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52827.333765 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50405.820291 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50604.792009 # average overall miss latency +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 19 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 19 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246080 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246080 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 79961 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 11192 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 980066 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643572 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1714791 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 79961 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 11192 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 980066 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643572 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1714791 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000575 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000179 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012611 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026962 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.015745 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.985145 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.985145 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.105263 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.105263 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541287 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541287 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000575 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000179 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012611 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223622 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.091163 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000575 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000179 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012611 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223622 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.091163 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 68695.652174 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 59000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56867.354369 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58597.975086 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 57693.102659 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 202.021933 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 202.021933 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50615.563048 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50615.563048 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 68695.652174 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56867.354369 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51209.985596 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51662.536363 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 68695.652174 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56867.354369 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51209.985596 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51662.536363 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -830,109 +830,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59120 # number of writebacks -system.cpu.l2cache.writebacks::total 59120 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 59127 # number of writebacks +system.cpu.l2cache.writebacks::total 59127 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 13 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 62 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 62 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 75 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 51 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12349 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10661 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 23064 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2923 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2923 # number of UpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 4 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133204 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133204 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 51 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12349 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143865 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156268 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 51 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12349 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143865 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156268 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3058596 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 149004 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 496430614 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 450664827 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 950303041 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29232923 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29232923 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 40004 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 40004 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5014619823 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5014619823 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3058596 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 149004 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 496430614 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5465284650 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 5964922864 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3058596 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 149004 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 496430614 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5465284650 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 5964922864 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 4345155 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167009478530 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167013823685 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 18374986550 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 18374986550 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 4345155 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 185384465080 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 185388810235 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026801 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015728 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986833 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986833 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541235 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541235 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223428 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.091248 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223428 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.091248 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 49668 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40200.065916 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42272.284682 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41202.872052 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 74 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 46 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12347 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10656 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23051 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2918 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2918 # number of UpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133200 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133200 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 46 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12347 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143856 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156251 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 46 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12347 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143856 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156251 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2584839 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 93252 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 548548146 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 492444540 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1043670777 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29186917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29186917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 20002 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5081813058 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5081813058 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2584839 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 93252 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 548548146 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5574257598 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6125483835 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2584839 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 93252 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 548548146 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5574257598 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6125483835 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5079407 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167001894776 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167006974183 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26372604056 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26372604056 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 5079407 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193374498832 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193379578239 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026808 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015695 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.985145 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.985145 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.105263 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.105263 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541287 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541287 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223527 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.091120 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223527 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.091120 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 46626 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 44427.646068 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46212.888514 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45276.594378 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.370459 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.370459 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37646.165453 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37646.165453 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 49668 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40200.065916 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 37988.980294 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38171.109018 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 49668 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40200.065916 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 37988.980294 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38171.109018 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38151.749685 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38151.749685 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 46626 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 44427.646068 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38748.871079 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39202.845646 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 46626 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 44427.646068 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38748.871079 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39202.845646 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -942,161 +942,161 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 643386 # number of replacements -system.cpu.dcache.tagsinuse 511.994223 # Cycle average of tags in use -system.cpu.dcache.total_refs 21524162 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 643898 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 33.427906 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 35006000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.994223 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 13769851 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13769851 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7260574 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7260574 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 243031 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 243031 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 247598 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247598 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21030425 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21030425 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21030425 # number of overall hits -system.cpu.dcache.overall_hits::total 21030425 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 731035 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 731035 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2961528 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2961528 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13553 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13553 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 14 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 14 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3692563 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3692563 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3692563 # number of overall misses -system.cpu.dcache.overall_misses::total 3692563 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9558145500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9558145500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 103975545233 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 103975545233 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 180615500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 180615500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 229500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 229500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 113533690733 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 113533690733 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 113533690733 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 113533690733 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14500886 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14500886 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10222102 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222102 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256584 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256584 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 247612 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247612 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24722988 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24722988 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24722988 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24722988 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050413 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050413 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289718 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289718 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052821 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052821 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000057 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000057 # miss rate for StoreCondReq accesses +system.cpu.dcache.replacements 643060 # number of replacements +system.cpu.dcache.tagsinuse 511.992813 # Cycle average of tags in use +system.cpu.dcache.total_refs 21518829 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 643572 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 33.436553 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 42289000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.992813 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999986 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 13762862 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13762862 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7262343 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7262343 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242888 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242888 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 247601 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247601 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 21025205 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21025205 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21025205 # number of overall hits +system.cpu.dcache.overall_hits::total 21025205 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 731521 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 731521 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2960125 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2960125 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13538 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13538 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 19 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 19 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3691646 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3691646 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3691646 # number of overall misses +system.cpu.dcache.overall_misses::total 3691646 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9676520000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9676520000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 104419203240 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 104419203240 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181802500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 181802500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 271000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 271000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 114095723240 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 114095723240 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 114095723240 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 114095723240 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14494383 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14494383 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256426 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256426 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 247620 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247620 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 24716851 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24716851 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24716851 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24716851 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050469 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050469 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289570 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289570 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052795 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052795 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000077 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000077 # miss rate for StoreCondReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.149357 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.149357 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.149357 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.149357 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13074.812423 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13074.812423 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35108.749684 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35108.749684 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13326.606655 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13326.606655 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16392.857143 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16392.857143 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 30746.581909 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30746.581909 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 30746.581909 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 30746.581909 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 31725 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 15165 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2547 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 253 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 12.455830 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 59.940711 # average number of cycles each access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13227.945609 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13227.945609 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35275.268186 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35275.268186 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13429.051559 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13429.051559 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 14263.157895 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 14263.157895 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 30906.463740 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30906.463740 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 30906.463740 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30906.463740 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 28001 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 14318 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2522 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 248 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.102696 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 57.733871 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607596 # number of writebacks -system.cpu.dcache.writebacks::total 607596 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 345371 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 345371 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2712545 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2712545 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1340 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1340 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3057916 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3057916 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3057916 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3057916 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385664 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385664 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248983 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 248983 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12213 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12213 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 14 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 14 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634647 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634647 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634647 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634647 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4764852000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4764852000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8115946915 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8115946915 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 141227000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 141227000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 201500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 201500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12880798915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12880798915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12880798915 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12880798915 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182402678500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182402678500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 28257534484 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 28257534484 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 210660212984 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 210660212984 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026596 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026596 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024357 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024357 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000057 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000057 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025670 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025670 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025670 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025670 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12354.930717 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12354.930717 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32596.389774 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32596.389774 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11563.661672 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11563.661672 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 14392.857143 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14392.857143 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20296.005362 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20296.005362 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20296.005362 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20296.005362 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 607265 # number of writebacks +system.cpu.dcache.writebacks::total 607265 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 346124 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 346124 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2711175 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2711175 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1351 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1351 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3057299 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3057299 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3057299 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3057299 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385397 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385397 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248950 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 248950 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12187 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12187 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 19 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 19 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 634347 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634347 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634347 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634347 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4799633500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4799633500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8191877422 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8191877422 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 142320500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 142320500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 233000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 233000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12991510922 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 12991510922 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12991510922 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 12991510922 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395110500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395110500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36212514849 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36212514849 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 218607625349 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 218607625349 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026589 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026589 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047526 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047526 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000077 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000077 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025665 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025665 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025665 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025665 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12453.738612 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12453.738612 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32905.713685 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32905.713685 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11678.058587 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11678.058587 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12263.157895 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12263.157895 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20480.132990 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20480.132990 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20480.132990 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20480.132990 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1118,16 +1118,16 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1148250225785 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1148250225785 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1148250225785 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1148250225785 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229394161981 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1229394161981 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229394161981 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1229394161981 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 83041 # number of quiesce instructions executed +system.cpu.kern.inst.quiesce 83046 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt index 572fe69c1..c67fcab1e 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt @@ -1,149 +1,131 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.092969 # Number of seconds simulated -sim_ticks 1092968826500 # Number of ticks simulated -final_tick 1092968826500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.103053 # Number of seconds simulated +sim_ticks 1103052934500 # Number of ticks simulated +final_tick 1103052934500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 49884 # Simulator instruction rate (inst/s) -host_op_rate 64220 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 885142778 # Simulator tick rate (ticks/s) -host_mem_usage 458008 # Number of bytes of host memory used -host_seconds 1234.79 # Real time elapsed on the host -sim_insts 61595972 # Number of instructions simulated -sim_ops 79298956 # Number of ops (including micro ops) simulated -system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu0.inst 59 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::cpu1.inst 351 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 410 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu0.inst 59 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu1.inst 351 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 410 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu0.inst 59 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu1.inst 351 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 410 # Total bandwidth to/from this memory (bytes/s) +host_inst_rate 84555 # Simulator instruction rate (inst/s) +host_op_rate 108843 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1514437253 # Simulator tick rate (ticks/s) +host_mem_usage 415912 # Number of bytes of host memory used +host_seconds 728.36 # Real time elapsed on the host +sim_insts 61586372 # Number of instructions simulated +sim_ops 79276491 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 48758784 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 704 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 832 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 408768 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4356148 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 407360 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 5254000 # Number of bytes read from this memory -system.physmem.bytes_read::total 59186980 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 408768 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 407360 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 816128 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 4265536 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 409536 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4368116 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 1216 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 405952 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 5246000 # Number of bytes read from this memory +system.physmem.bytes_read::total 59190564 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 409536 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 405952 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 815488 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4268032 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 3010344 # Number of bytes written to this memory -system.physmem.bytes_written::total 7292880 # Number of bytes written to this memory +system.physmem.bytes_written::total 7295376 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 6094848 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 11 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 13 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 6387 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 68137 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6365 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 82120 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6257887 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 66649 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu0.inst 6399 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 68324 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 19 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 6343 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 81995 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6257943 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 66688 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 752586 # Number of write requests responded to by this memory -system.physmem.num_writes::total 823485 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 44611322 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 644 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 117 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 373998 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 3985610 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 995 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 372710 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 4807090 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 54152487 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 373998 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 372710 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 746707 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3902706 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 15554 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 2754282 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6672542 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3902706 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 44611322 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 644 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 117 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 373998 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 4001164 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 995 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 372710 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 7561372 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 60825028 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 6257887 # Total number of read requests seen -system.physmem.writeReqs 823485 # Total number of write requests seen -system.physmem.cpureqs 281561 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 400504768 # Total number of bytes read from memory -system.physmem.bytesWritten 52703040 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 59186980 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7292880 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 99 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 12576 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 391078 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 391463 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 391295 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 391282 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 391106 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 390838 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 390638 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 390722 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 391599 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 391075 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 391119 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 391349 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 391010 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 391200 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 391075 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 390939 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50710 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 51048 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 50959 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 50974 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 51767 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 51577 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 51386 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 51435 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51989 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 51698 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 51575 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51742 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51637 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51748 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51658 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51582 # Track writes on a per bank basis +system.physmem.num_writes::total 823524 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 44203485 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 754 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 116 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 371275 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 3960024 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 1102 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 368026 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 4755891 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 53660674 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 371275 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 368026 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 739301 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3869290 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 15412 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 2729102 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6613804 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3869290 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 44203485 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 754 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 116 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 371275 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3975436 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 1102 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 368026 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 7484993 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 60274478 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 6257943 # Total number of read requests seen +system.physmem.writeReqs 823524 # Total number of write requests seen +system.physmem.cpureqs 281760 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 400508352 # Total number of bytes read from memory +system.physmem.bytesWritten 52705536 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 59190564 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7295376 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 71 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 12603 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 391392 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 391208 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 390903 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 391629 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 391534 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 390909 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 390959 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 391652 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 391399 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 390708 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 390860 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 391237 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 391228 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 390522 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 390463 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 391269 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 51397 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 51232 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 51042 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51695 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 51560 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50999 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 51006 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 51676 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 52039 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 51354 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 51498 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51880 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51836 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 51250 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 51165 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51895 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 1176096 # Number of times wr buffer was full causing retry -system.physmem.totGap 1092967540000 # Total gap between requests +system.physmem.numWrRetry 2168609 # Number of times wr buffer was full causing retry +system.physmem.totGap 1103051731500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 105 # Categorize read packet sizes system.physmem.readPktSize::3 6094848 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 162934 # Categorize read packet sizes +system.physmem.readPktSize::6 162990 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 1932932 # categorize write packet sizes +system.physmem.writePktSize::2 2925445 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 66649 # categorize write packet sizes +system.physmem.writePktSize::6 66688 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -152,31 +134,31 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 12576 # categorize neither packet sizes +system.physmem.neitherpktsize::6 12603 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 496879 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 431716 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 387410 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 401103 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1104120 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1111115 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2162095 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 27972 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 13923 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 13366 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 13210 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 24040 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 20771 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 31247 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 16482 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 2056 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 191 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 73 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 9 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 7 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 494466 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 430633 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 391954 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1441360 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1085395 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1097883 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1063934 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 26865 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 24928 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 44608 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 63920 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 44461 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 12221 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 11894 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 16880 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 6309 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 135 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 18 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -188,291 +170,309 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3123 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3263 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3366 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3475 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3601 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3806 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3971 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4155 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4342 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35804 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32681 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32541 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32438 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 32329 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 32203 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 31998 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 31833 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 31649 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 31462 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3069 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 3226 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3394 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3530 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3628 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3727 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3843 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3929 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35805 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32835 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32737 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32580 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 32412 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 32276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32178 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 32079 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 31963 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 31877 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 164150101325 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 197462743325 # Sum of mem lat for all requests -system.physmem.totBusLat 25031152000 # Total cycles spent in databus access -system.physmem.totBankLat 8281490000 # Total cycles spent in bank access -system.physmem.avgQLat 26231.33 # Average queueing delay per request -system.physmem.avgBankLat 1323.39 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 31554.72 # Average memory access latency -system.physmem.avgRdBW 366.44 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 48.22 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 54.15 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.67 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.59 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.18 # Average read queue length over time -system.physmem.avgWrQLen 9.65 # Average write queue length over time -system.physmem.readRowHits 6229568 # Number of row buffer hits during reads -system.physmem.writeRowHits 789194 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.55 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 95.84 # Row buffer hit rate for writes -system.physmem.avgGap 154344.04 # Average gap between requests -system.l2c.replacements 72641 # number of replacements -system.l2c.tagsinuse 53795.283774 # Cycle average of tags in use -system.l2c.total_refs 1870380 # Total number of references to valid blocks. -system.l2c.sampled_refs 137779 # Sample count of references to valid blocks. -system.l2c.avg_refs 13.575218 # Average number of references to valid blocks. +system.physmem.totQLat 198980528034 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 238811291784 # Sum of mem lat for all requests +system.physmem.totBusLat 31289360000 # Total cycles spent in databus access +system.physmem.totBankLat 8541403750 # Total cycles spent in bank access +system.physmem.avgQLat 31796.84 # Average queueing delay per request +system.physmem.avgBankLat 1364.91 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 38161.74 # Average memory access latency +system.physmem.avgRdBW 363.09 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 47.78 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 53.66 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 6.61 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 3.21 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.22 # Average read queue length over time +system.physmem.avgWrQLen 10.13 # Average write queue length over time +system.physmem.readRowHits 6214096 # Number of row buffer hits during reads +system.physmem.writeRowHits 800077 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.30 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 97.15 # Row buffer hit rate for writes +system.physmem.avgGap 155765.99 # Average gap between requests +system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu0.inst 58 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::cpu1.inst 348 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 406 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 58 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu1.inst 348 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 406 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 58 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu1.inst 348 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 406 # Total bandwidth to/from this memory (bytes/s) +system.l2c.replacements 72694 # number of replacements +system.l2c.tagsinuse 53751.744794 # Cycle average of tags in use +system.l2c.total_refs 1868125 # Total number of references to valid blocks. +system.l2c.sampled_refs 137855 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.551376 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 39404.658188 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 3.902854 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 0.000810 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4010.788267 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 2816.355225 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 10.914137 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 3736.677098 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 3811.987195 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.601267 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000060 # Average percentage of cache occupancy +system.l2c.occ_blocks::writebacks 39374.569084 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 4.396186 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.000803 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4014.541431 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 2824.438134 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 12.707800 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 3714.133429 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 3806.957928 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.600808 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000067 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.061200 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.042974 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000167 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.057017 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.058166 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.820851 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 31008 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 4497 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 386125 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 166511 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 49385 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5433 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 590760 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 198089 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1431808 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 581288 # number of Writeback hits -system.l2c.Writeback_hits::total 581288 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 1275 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 889 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 2164 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 189 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 145 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 334 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 48752 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 58366 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 107118 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 31008 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 4497 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 386125 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 215263 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 49385 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5433 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 590760 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 256455 # number of demand (read+write) hits -system.l2c.demand_hits::total 1538926 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 31008 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 4497 # number of overall hits -system.l2c.overall_hits::cpu0.inst 386125 # number of overall hits -system.l2c.overall_hits::cpu0.data 215263 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 49385 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5433 # number of overall hits -system.l2c.overall_hits::cpu1.inst 590760 # number of overall hits -system.l2c.overall_hits::cpu1.data 256455 # number of overall hits -system.l2c.overall_hits::total 1538926 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 11 # number of ReadReq misses +system.l2c.occ_percent::cpu0.inst 0.061257 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.043098 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000194 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.056673 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.058090 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.820187 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 30721 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 4484 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 386372 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 166390 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 49432 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 5306 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 590682 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 197805 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1431192 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 580622 # number of Writeback hits +system.l2c.Writeback_hits::total 580622 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 1197 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 732 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1929 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 193 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 144 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 337 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 48357 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 58516 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 106873 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 30721 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 4484 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 386372 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 214747 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 49432 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 5306 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 590682 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 256321 # number of demand (read+write) hits +system.l2c.demand_hits::total 1538065 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 30721 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 4484 # number of overall hits +system.l2c.overall_hits::cpu0.inst 386372 # number of overall hits +system.l2c.overall_hits::cpu0.data 214747 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 49432 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 5306 # number of overall hits +system.l2c.overall_hits::cpu1.inst 590682 # number of overall hits +system.l2c.overall_hits::cpu1.data 256321 # number of overall hits +system.l2c.overall_hits::total 1538065 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 13 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 6267 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6396 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6329 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 6335 # number of ReadReq misses -system.l2c.ReadReq_misses::total 25357 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 5149 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3784 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 8933 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 643 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 408 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1051 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 63102 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 76972 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 140074 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 11 # number of demand (read+write) misses +system.l2c.ReadReq_misses::cpu0.inst 6279 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6405 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 19 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 6307 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 6279 # number of ReadReq misses +system.l2c.ReadReq_misses::total 25304 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 5117 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 3778 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 8895 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 645 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 410 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1055 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 63308 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 76937 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 140245 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 13 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 6267 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 69498 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6329 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 83307 # number of demand (read+write) misses -system.l2c.demand_misses::total 165431 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 11 # number of overall misses +system.l2c.demand_misses::cpu0.inst 6279 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 69713 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 19 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 6307 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 83216 # number of demand (read+write) misses +system.l2c.demand_misses::total 165549 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 13 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 6267 # number of overall misses -system.l2c.overall_misses::cpu0.data 69498 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6329 # number of overall misses -system.l2c.overall_misses::cpu1.data 83307 # number of overall misses -system.l2c.overall_misses::total 165431 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 717000 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu0.inst 6279 # number of overall misses +system.l2c.overall_misses::cpu0.data 69713 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 19 # number of overall misses +system.l2c.overall_misses::cpu1.inst 6307 # number of overall misses +system.l2c.overall_misses::cpu1.data 83216 # number of overall misses +system.l2c.overall_misses::total 165549 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 866000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 326644000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 351867998 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1444500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 345049500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 365249000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1391089998 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 9054984 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 11616000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 20670984 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 661000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2846498 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 3507498 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 3082603488 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 4220265994 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 7302869482 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 717000 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 346153000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 371240998 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1307000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 373262000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 389251500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1482198498 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 8863481 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 11767500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 20630981 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 635500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2866500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 3502000 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3126825491 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4141243497 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 7268068988 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 866000 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 326644000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3434471486 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1444500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 345049500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4585514994 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 8693959480 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 717000 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu0.inst 346153000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3498066489 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 1307000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 373262000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 4530494997 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 8750267486 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 866000 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 326644000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3434471486 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1444500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 345049500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4585514994 # number of overall miss cycles -system.l2c.overall_miss_latency::total 8693959480 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 31019 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 4499 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 392392 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 172907 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 49402 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5433 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 597089 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 204424 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1457165 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 581288 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 581288 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 6424 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 4673 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 11097 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 832 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 553 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1385 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 111854 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 135338 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247192 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 31019 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 4499 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 392392 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 284761 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 49402 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5433 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 597089 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 339762 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1704357 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 31019 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 4499 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 392392 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 284761 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 49402 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5433 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 597089 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 339762 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1704357 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000355 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000445 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015971 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.036991 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000344 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010600 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.030990 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.017402 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.801526 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.809758 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.804992 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.772837 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.737794 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.758845 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.564146 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.568739 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.566661 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000355 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000445 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015971 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.244057 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000344 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.010600 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.245192 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.097064 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000355 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000445 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015971 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.244057 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000344 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.010600 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.245192 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.097064 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 65181.818182 # average ReadReq miss latency +system.l2c.overall_miss_latency::cpu0.inst 346153000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3498066489 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 1307000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 373262000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 4530494997 # number of overall miss cycles +system.l2c.overall_miss_latency::total 8750267486 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 30734 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 4486 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 392651 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 172795 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 49451 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 5306 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 596989 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 204084 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1456496 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 580622 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 580622 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 6314 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 4510 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 10824 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 838 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 554 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1392 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 111665 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 135453 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247118 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 30734 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 4486 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 392651 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 284460 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 49451 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 5306 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 596989 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 339537 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1703614 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 30734 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 4486 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 392651 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 284460 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 49451 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 5306 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 596989 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 339537 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1703614 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000423 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000446 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015991 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.037067 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000384 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010565 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.030767 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.017373 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.810421 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.837694 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.821785 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.769690 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.740072 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.757902 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.566946 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.567998 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.567522 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000423 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000446 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015991 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.245071 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000384 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010565 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.245087 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.097175 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000423 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000446 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015991 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.245071 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000384 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010565 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.245087 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.097175 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 66615.384615 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52121.270145 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 55013.758286 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 84970.588235 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 54518.802338 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 57655.722178 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 54860.196317 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1758.590794 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3069.767442 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2314.002463 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1027.993779 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6976.710784 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 3337.295909 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 48851.121803 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 54828.586941 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 52135.795951 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 65181.818182 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55128.682911 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 57961.123810 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68789.473684 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 59182.178532 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 61992.594362 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 58575.659896 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1732.163572 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3114.743250 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2319.390781 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 985.271318 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6991.463415 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 3319.431280 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49390.685079 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 53826.422878 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 51824.086335 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 66615.384615 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 52121.270145 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 49418.278022 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 84970.588235 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 54518.802338 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 55043.573697 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 52553.387696 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 65181.818182 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 55128.682911 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 50178.108660 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68789.473684 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 59182.178532 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 54442.595138 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 52856.057639 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 66615.384615 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 52121.270145 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 49418.278022 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 84970.588235 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 54518.802338 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 55043.573697 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 52553.387696 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 55128.682911 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 50178.108660 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68789.473684 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 59182.178532 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 54442.595138 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 52856.057639 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -481,168 +481,168 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 66649 # number of writebacks -system.l2c.writebacks::total 66649 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 4 # number of ReadReq MSHR hits +system.l2c.writebacks::writebacks 66688 # number of writebacks +system.l2c.writebacks::total 66688 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 5 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu0.data 38 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 23 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 72 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 24 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 5 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu0.data 38 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 23 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 72 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 5 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu0.data 38 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 23 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 72 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 11 # number of ReadReq MSHR misses +system.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 13 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 6263 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 6358 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6322 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 6312 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 25285 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 5149 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3784 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 8933 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 643 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 408 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1051 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 63102 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 76972 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 140074 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 11 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 6274 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 6367 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 19 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 6300 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 6255 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 25230 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 5117 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 3778 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 8895 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 645 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 410 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1055 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 63308 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 76937 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 140245 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 13 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 6263 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 69460 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6322 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 83284 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 165359 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 11 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 6274 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 69675 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 19 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 6300 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 83192 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 165475 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 13 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 6263 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 69460 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6322 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 83284 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 165359 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 578020 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 247369568 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 268980439 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1227032 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 264820900 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 284075297 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1067144258 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 51815000 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 38464202 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 90279202 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 6474121 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4094402 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 10568523 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2301961811 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3263562835 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5565524646 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 578020 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93002 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 247369568 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2570942250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1227032 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 264820900 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 3547638132 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 6632668904 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 578020 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93002 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 247369568 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2570942250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1227032 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 264820900 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 3547638132 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 6632668904 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 4558163 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12397759064 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1815064 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154673182999 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167077315290 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 998522739 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 17312425061 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 18310947800 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 4558163 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13396281803 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1815064 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 171985608060 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 185388263090 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000355 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015961 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036771 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000344 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010588 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030877 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.017352 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.801526 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.809758 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.804992 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.772837 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.737794 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.758845 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.564146 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.568739 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.566661 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000355 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015961 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.243924 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000344 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010588 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.245125 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.097021 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000355 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015961 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.243924 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000344 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010588 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.245125 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.097021 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 52547.272727 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 39496.977167 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42305.825574 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 72178.352941 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 41888.785195 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 45005.592047 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 42204.637453 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10063.119052 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10164.958245 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10106.257920 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10068.617418 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10035.299020 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10055.683159 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 36480.013486 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 42399.350868 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 39732.745877 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 52547.272727 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 39496.977167 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37013.277426 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 72178.352941 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 41888.785195 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 42596.874934 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40110.722150 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 52547.272727 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 39496.977167 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37013.277426 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 72178.352941 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 41888.785195 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 42596.874934 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40110.722150 # average overall mshr miss latency +system.l2c.overall_mshr_misses::cpu0.inst 6274 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 69675 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 19 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 6300 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 83192 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 165475 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 703776 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93252 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 267795677 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 290384918 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1068788 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 294482820 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 309773212 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1164302443 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 51487468 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 38421208 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 89908676 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 6482629 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4115405 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10598034 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2342205029 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3178812212 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5521017241 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 703776 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93252 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 267795677 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2632589947 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1068788 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 294482820 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 3488585424 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 6685319684 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 703776 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93252 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 267795677 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2632589947 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1068788 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 294482820 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 3488585424 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 6685319684 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5299167 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12408113059 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 2070313 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154667167003 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167082649542 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1050139238 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 25325633830 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 26375773068 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5299167 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13458252297 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 2070313 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 179992800833 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 193458422610 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000423 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000446 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015979 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036847 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000384 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010553 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030649 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.017322 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.810421 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.837694 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.821785 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.769690 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.740072 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.757902 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.566946 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.567998 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.567522 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000423 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000446 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015979 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.244938 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000384 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010553 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.245016 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.097132 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000423 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000446 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015979 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.244938 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000384 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010553 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.245016 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.097132 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 54136.615385 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 42683.404048 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 45607.808701 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 46743.304762 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 49524.094644 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 46147.540349 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10062.041821 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10169.721546 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10107.776953 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10050.587597 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10037.573171 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10045.529858 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 36996.983462 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 41317.080364 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 39366.945281 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 54136.615385 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 42683.404048 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37783.852845 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 46743.304762 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 41934.145399 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40400.783708 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 54136.615385 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 42683.404048 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37783.852845 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 46743.304762 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 41934.145399 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40400.783708 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -663,38 +663,38 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 6012491 # Number of BP lookups -system.cpu0.branchPred.condPredicted 4585363 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 296577 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 3765620 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 2919015 # Number of BTB hits +system.cpu0.branchPred.lookups 6009414 # Number of BP lookups +system.cpu0.branchPred.condPredicted 4584575 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 296794 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 3746905 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 2916795 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 77.517514 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 674578 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 28863 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 77.845448 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 672462 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 28490 # Number of incorrect RAS predictions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 8918270 # DTB read hits -system.cpu0.dtb.read_misses 33761 # DTB read misses -system.cpu0.dtb.write_hits 5143475 # DTB write hits -system.cpu0.dtb.write_misses 6030 # DTB write misses +system.cpu0.dtb.read_hits 8911826 # DTB read hits +system.cpu0.dtb.read_misses 33481 # DTB read misses +system.cpu0.dtb.write_hits 5139826 # DTB write hits +system.cpu0.dtb.write_misses 6231 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 2137 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 1055 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 365 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 2125 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 943 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 378 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 538 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 8952031 # DTB read accesses -system.cpu0.dtb.write_accesses 5149505 # DTB write accesses +system.cpu0.dtb.perms_faults 509 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 8945307 # DTB read accesses +system.cpu0.dtb.write_accesses 5146057 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14061745 # DTB hits -system.cpu0.dtb.misses 39791 # DTB misses -system.cpu0.dtb.accesses 14101536 # DTB accesses -system.cpu0.itb.inst_hits 4226389 # ITB inst hits -system.cpu0.itb.inst_misses 5148 # ITB inst misses +system.cpu0.dtb.hits 14051652 # DTB hits +system.cpu0.dtb.misses 39712 # DTB misses +system.cpu0.dtb.accesses 14091364 # DTB accesses +system.cpu0.itb.inst_hits 4224274 # ITB inst hits +system.cpu0.itb.inst_misses 5167 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -703,530 +703,530 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1370 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 1374 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1520 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1487 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 4231537 # ITB inst accesses -system.cpu0.itb.hits 4226389 # DTB hits -system.cpu0.itb.misses 5148 # DTB misses -system.cpu0.itb.accesses 4231537 # DTB accesses -system.cpu0.numCycles 67785734 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 4229441 # ITB inst accesses +system.cpu0.itb.hits 4224274 # DTB hits +system.cpu0.itb.misses 5167 # DTB misses +system.cpu0.itb.accesses 4229441 # DTB accesses +system.cpu0.numCycles 67942321 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 11763968 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 32049970 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 6012491 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 3593593 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 7526717 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1460555 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 62547 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 20715231 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 4834 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 54522 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 85492 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 252 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 4224665 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 156872 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 2292 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 41263116 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 1.003783 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.384047 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 11770700 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 32037426 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 6009414 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 3589257 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 7522750 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1459790 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 61665 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 20761422 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 4873 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 52782 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 85653 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 212 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 4222584 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 157713 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 2319 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 41308500 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 1.002087 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.382378 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 33743827 81.78% 81.78% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 566856 1.37% 83.15% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 818944 1.98% 85.14% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 676218 1.64% 86.77% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 773991 1.88% 88.65% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 560705 1.36% 90.01% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 670652 1.63% 91.63% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 352961 0.86% 92.49% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 3098962 7.51% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 33793144 81.81% 81.81% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 566641 1.37% 83.18% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 818694 1.98% 85.16% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 676082 1.64% 86.80% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 774764 1.88% 88.67% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 559890 1.36% 90.03% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 668973 1.62% 91.65% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 352395 0.85% 92.50% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 3097917 7.50% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 41263116 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.088698 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.472813 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 12272697 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 20662299 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 6831890 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 510283 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 985947 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 936613 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 64715 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 40060631 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 213244 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 985947 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 12836550 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 5831447 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 12738222 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 6726939 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 2144011 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 38954643 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 2110 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 419770 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1235917 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 48 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 39310777 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 175935751 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 175901847 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 33904 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 30931608 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 8379168 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 411632 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 370766 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 5325827 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 7663556 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 5690026 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1120184 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1252239 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 36870649 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 896350 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 37273811 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 81085 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 6313763 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 13211798 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 257333 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 41263116 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.903320 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.511259 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 41308500 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.088449 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.471539 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 12285141 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 20700852 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 6822655 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 515208 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 984644 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 935535 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 64887 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 40031733 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 213257 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 984644 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 12853776 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 5827758 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 12754498 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 6718585 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 2169239 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 38928303 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 2058 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 438319 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1238743 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 23 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 39288298 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 175811025 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 175776420 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 34605 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 30930446 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 8357851 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 411337 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 370395 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 5357325 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 7655234 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 5687790 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1133384 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1222152 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 36851355 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 895739 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 37254250 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 80693 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 6299190 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 13209610 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 256967 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 41308500 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.901854 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.509387 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 26116346 63.29% 63.29% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 5727985 13.88% 77.17% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3164328 7.67% 84.84% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2471717 5.99% 90.83% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2127646 5.16% 95.99% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 929575 2.25% 98.24% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 487199 1.18% 99.42% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 186194 0.45% 99.87% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 52126 0.13% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 26145285 63.29% 63.29% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 5753076 13.93% 77.22% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3163283 7.66% 84.88% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2484845 6.02% 90.89% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2098538 5.08% 95.97% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 943313 2.28% 98.26% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 484190 1.17% 99.43% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 183544 0.44% 99.87% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 52426 0.13% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 41263116 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 41308500 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 25847 2.42% 2.42% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 453 0.04% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.46% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 842941 78.82% 81.28% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 200262 18.72% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 25686 2.41% 2.41% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 454 0.04% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.45% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 841970 78.85% 81.30% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 199670 18.70% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 52409 0.14% 0.14% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 22347449 59.95% 60.10% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 46908 0.13% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 7 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 5 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 704 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.22% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9376305 25.16% 85.38% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5450017 14.62% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 52214 0.14% 0.14% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 22338200 59.96% 60.10% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 46968 0.13% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 17 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 14 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 700 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 14 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9368796 25.15% 85.38% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5447325 14.62% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 37273811 # Type of FU issued -system.cpu0.iq.rate 0.549877 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 1069503 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.028693 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 116992528 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 44088817 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 34369527 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 8360 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 4604 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 3860 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 38286519 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 4386 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 307254 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 37254250 # Type of FU issued +system.cpu0.iq.rate 0.548322 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 1067780 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.028662 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 116996499 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 44054105 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 34350443 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 8454 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 4728 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 3907 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 38265398 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 4418 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 307211 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1385688 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 2397 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 13227 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 538655 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1378796 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2415 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 13078 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 537331 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 2192760 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 5477 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 2192757 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 5650 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 985947 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 4198442 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 101973 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 37885007 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 86572 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 7663556 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 5690026 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 571892 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 40888 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 3331 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 13227 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 150955 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 118096 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 269051 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 36896358 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 9233299 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 377453 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 984644 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 4190634 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 100027 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 37865226 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 85653 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 7655234 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 5687790 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 571722 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 40568 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 3395 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 13078 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 150532 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 118543 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 269075 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 36877414 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 9226875 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 376836 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 118008 # number of nop insts executed -system.cpu0.iew.exec_refs 14636338 # number of memory reference insts executed -system.cpu0.iew.exec_branches 4860481 # Number of branches executed -system.cpu0.iew.exec_stores 5403039 # Number of stores executed -system.cpu0.iew.exec_rate 0.544309 # Inst execution rate -system.cpu0.iew.wb_sent 36702505 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 34373387 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 18311880 # num instructions producing a value -system.cpu0.iew.wb_consumers 35235348 # num instructions consuming a value +system.cpu0.iew.exec_nop 118132 # number of nop insts executed +system.cpu0.iew.exec_refs 14626534 # number of memory reference insts executed +system.cpu0.iew.exec_branches 4859341 # Number of branches executed +system.cpu0.iew.exec_stores 5399659 # Number of stores executed +system.cpu0.iew.exec_rate 0.542775 # Inst execution rate +system.cpu0.iew.wb_sent 36683533 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 34354350 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 18308250 # num instructions producing a value +system.cpu0.iew.wb_consumers 35218685 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.507089 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.519702 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.505640 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.519845 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6136748 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 639017 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 232971 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 40277169 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.776860 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.743491 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6121232 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 638772 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 232995 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 40323856 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.775878 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.738297 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 28628964 71.08% 71.08% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 5718437 14.20% 85.28% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1895078 4.71% 89.98% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 977858 2.43% 92.41% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 774389 1.92% 94.33% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 507385 1.26% 95.59% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 386799 0.96% 96.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 213802 0.53% 97.08% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1174457 2.92% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 28652168 71.06% 71.06% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 5718960 14.18% 85.24% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 1913940 4.75% 89.98% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 975658 2.42% 92.40% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 781823 1.94% 94.34% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 527081 1.31% 95.65% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 383426 0.95% 96.60% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 217091 0.54% 97.14% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1153709 2.86% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 40277169 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 23678178 # Number of instructions committed -system.cpu0.commit.committedOps 31289712 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 40323856 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 23679897 # Number of instructions committed +system.cpu0.commit.committedOps 31286376 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 11429239 # Number of memory references committed -system.cpu0.commit.loads 6277868 # Number of loads committed -system.cpu0.commit.membars 229666 # Number of memory barriers committed -system.cpu0.commit.branches 4244753 # Number of branches committed +system.cpu0.commit.refs 11426897 # Number of memory references committed +system.cpu0.commit.loads 6276438 # Number of loads committed +system.cpu0.commit.membars 229667 # Number of memory barriers committed +system.cpu0.commit.branches 4245099 # Number of branches committed system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 27646281 # Number of committed integer instructions. -system.cpu0.commit.function_calls 489273 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1174457 # number cycles where commit BW limit reached +system.cpu0.commit.int_insts 27642973 # Number of committed integer instructions. +system.cpu0.commit.function_calls 489349 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1153709 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 75678018 # The number of ROB reads -system.cpu0.rob.rob_writes 75840987 # The number of ROB writes -system.cpu0.timesIdled 360810 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 26522618 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 2118110205 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 23597436 # Number of Instructions Simulated -system.cpu0.committedOps 31208970 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 23597436 # Number of Instructions Simulated -system.cpu0.cpi 2.872589 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.872589 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.348118 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.348118 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 172012852 # number of integer regfile reads -system.cpu0.int_regfile_writes 34120799 # number of integer regfile writes -system.cpu0.fp_regfile_reads 3233 # number of floating regfile reads -system.cpu0.fp_regfile_writes 892 # number of floating regfile writes -system.cpu0.misc_regfile_reads 13056447 # number of misc regfile reads -system.cpu0.misc_regfile_writes 451188 # number of misc regfile writes -system.cpu0.icache.replacements 392549 # number of replacements -system.cpu0.icache.tagsinuse 511.079018 # Cycle average of tags in use -system.cpu0.icache.total_refs 3800627 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 393061 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 9.669306 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 6496390000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 511.079018 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.998201 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.998201 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 3800627 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 3800627 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 3800627 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 3800627 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 3800627 # number of overall hits -system.cpu0.icache.overall_hits::total 3800627 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 423907 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 423907 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 423907 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 423907 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 423907 # number of overall misses -system.cpu0.icache.overall_misses::total 423907 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5778558992 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5778558992 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5778558992 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5778558992 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5778558992 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5778558992 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 4224534 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 4224534 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 4224534 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 4224534 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 4224534 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 4224534 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100344 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.100344 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100344 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.100344 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100344 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.100344 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13631.666833 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13631.666833 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13631.666833 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13631.666833 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13631.666833 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13631.666833 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3110 # number of cycles access was blocked +system.cpu0.rob.rob_reads 75726635 # The number of ROB reads +system.cpu0.rob.rob_writes 75801988 # The number of ROB writes +system.cpu0.timesIdled 359866 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 26633821 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 2138121828 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 23599155 # Number of Instructions Simulated +system.cpu0.committedOps 31205634 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 23599155 # Number of Instructions Simulated +system.cpu0.cpi 2.879015 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.879015 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.347341 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.347341 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 171917289 # number of integer regfile reads +system.cpu0.int_regfile_writes 34107060 # number of integer regfile writes +system.cpu0.fp_regfile_reads 3422 # number of floating regfile reads +system.cpu0.fp_regfile_writes 966 # number of floating regfile writes +system.cpu0.misc_regfile_reads 13053108 # number of misc regfile reads +system.cpu0.misc_regfile_writes 451057 # number of misc regfile writes +system.cpu0.icache.replacements 392744 # number of replacements +system.cpu0.icache.tagsinuse 511.016860 # Cycle average of tags in use +system.cpu0.icache.total_refs 3798516 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 393256 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 9.659143 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 6563458000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 511.016860 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.998080 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998080 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 3798516 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 3798516 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 3798516 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 3798516 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 3798516 # number of overall hits +system.cpu0.icache.overall_hits::total 3798516 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 423935 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 423935 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 423935 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 423935 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 423935 # number of overall misses +system.cpu0.icache.overall_misses::total 423935 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5803194996 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 5803194996 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 5803194996 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 5803194996 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 5803194996 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 5803194996 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 4222451 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 4222451 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 4222451 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 4222451 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 4222451 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 4222451 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100400 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.100400 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100400 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.100400 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100400 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.100400 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13688.879182 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13688.879182 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13688.879182 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13688.879182 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13688.879182 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13688.879182 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 3086 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 153 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 163 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 20.326797 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.932515 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 30826 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 30826 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 30826 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 30826 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 30826 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 30826 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 393081 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 393081 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 393081 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 393081 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 393081 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 393081 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4722265492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4722265492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4722265492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4722265492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4722265492 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4722265492 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7139500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7139500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7139500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 7139500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093047 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093047 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093047 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.093047 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093047 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.093047 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12013.466670 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12013.466670 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12013.466670 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12013.466670 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12013.466670 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12013.466670 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 30660 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 30660 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 30660 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 30660 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 30660 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 30660 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 393275 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 393275 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 393275 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 393275 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 393275 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 393275 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4745687496 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4745687496 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4745687496 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4745687496 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4745687496 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4745687496 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7900500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7900500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7900500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 7900500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093139 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093139 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093139 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.093139 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093139 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.093139 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12067.096805 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12067.096805 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12067.096805 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12067.096805 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12067.096805 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12067.096805 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 276186 # number of replacements -system.cpu0.dcache.tagsinuse 460.207954 # Cycle average of tags in use -system.cpu0.dcache.total_refs 9271152 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 276698 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 33.506393 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 36452000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 460.207954 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.898844 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.898844 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 5791916 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 5791916 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3159128 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3159128 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139197 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 139197 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137104 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 137104 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 8951044 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 8951044 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 8951044 # number of overall hits -system.cpu0.dcache.overall_hits::total 8951044 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 391497 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 391497 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1585211 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1585211 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8805 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 8805 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7503 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7503 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1976708 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1976708 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1976708 # number of overall misses -system.cpu0.dcache.overall_misses::total 1976708 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5419802000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5419802000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 59847292371 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 59847292371 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88405500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 88405500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 46738000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 46738000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 65267094371 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 65267094371 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 65267094371 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 65267094371 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6183413 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 6183413 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4744339 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4744339 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 148002 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 148002 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144607 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 144607 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 10927752 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 10927752 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 10927752 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 10927752 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063314 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.063314 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.334127 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.334127 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059492 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059492 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.051885 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.051885 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.180889 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.180889 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.180889 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.180889 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13843.789352 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 13843.789352 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 37753.518220 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 37753.518220 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10040.374787 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10040.374787 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6229.241637 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6229.241637 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33018.075695 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33018.075695 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33018.075695 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33018.075695 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 8715 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 3535 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 594 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 83 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.671717 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 42.590361 # average number of cycles each access was blocked +system.cpu0.dcache.replacements 275861 # number of replacements +system.cpu0.dcache.tagsinuse 459.614904 # Cycle average of tags in use +system.cpu0.dcache.total_refs 9266976 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 276373 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 33.530685 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 43517000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 459.614904 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.897685 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.897685 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 5785932 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 5785932 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3160921 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3160921 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139137 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 139137 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137051 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 137051 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 8946853 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 8946853 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 8946853 # number of overall hits +system.cpu0.dcache.overall_hits::total 8946853 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 390976 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 390976 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1582272 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1582272 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8775 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 8775 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7484 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7484 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1973248 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1973248 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1973248 # number of overall misses +system.cpu0.dcache.overall_misses::total 1973248 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5434487500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5434487500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60315071371 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 60315071371 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88202500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 88202500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 46670000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 46670000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 65749558871 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 65749558871 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 65749558871 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 65749558871 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6176908 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 6176908 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4743193 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4743193 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 147912 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 147912 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144535 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 144535 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 10920101 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 10920101 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 10920101 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 10920101 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063296 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.063296 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.333588 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.333588 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059326 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059326 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.051780 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.051780 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.180699 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.180699 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.180699 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.180699 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13899.798197 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 13899.798197 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38119.281243 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38119.281243 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10051.566952 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10051.566952 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6235.970069 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6235.970069 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33320.474097 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33320.474097 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33320.474097 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33320.474097 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 8364 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 5666 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 593 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 81 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.104553 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 69.950617 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 256562 # number of writebacks -system.cpu0.dcache.writebacks::total 256562 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 202833 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 202833 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1454685 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1454685 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 458 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 458 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1657518 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1657518 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1657518 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1657518 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188664 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 188664 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130526 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 130526 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8347 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8347 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7503 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7503 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 319190 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 319190 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 319190 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 319190 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2355812500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2355812500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3979098490 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 3979098490 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66495500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66495500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31732000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31732000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6334910990 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 6334910990 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6334910990 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 6334910990 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13504511500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13504511500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1128583377 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1128583377 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14633094877 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14633094877 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030511 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030511 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027512 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027512 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056398 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056398 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.051885 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.051885 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029209 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.029209 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029209 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.029209 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12486.815185 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12486.815185 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30485.102508 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30485.102508 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7966.395112 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7966.395112 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4229.241637 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4229.241637 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19846.834143 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19846.834143 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19846.834143 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19846.834143 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 256398 # number of writebacks +system.cpu0.dcache.writebacks::total 256398 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 202708 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 202708 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1451928 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1451928 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 451 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 451 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1654636 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1654636 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1654636 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1654636 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188268 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 188268 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130344 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 130344 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8324 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8324 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7483 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7483 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 318612 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 318612 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 318612 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 318612 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2372133500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2372133500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4018964492 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4018964492 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66568500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66568500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31704000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31704000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6391097992 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 6391097992 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6391097992 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 6391097992 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13514906500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13514906500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1180228378 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1180228378 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14695134878 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14695134878 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030479 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030479 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027480 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027480 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056277 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056277 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.051773 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.051773 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029177 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.029177 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029177 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.029177 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12599.770009 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12599.770009 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30833.521236 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30833.521236 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7997.176838 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7997.176838 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4236.803421 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4236.803421 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20059.187953 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20059.187953 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20059.187953 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20059.187953 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1234,38 +1234,38 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 8781590 # Number of BP lookups -system.cpu1.branchPred.condPredicted 7165099 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 410272 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 5784510 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 4949628 # Number of BTB hits +system.cpu1.branchPred.lookups 9060826 # Number of BP lookups +system.cpu1.branchPred.condPredicted 7443379 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 410189 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 6060421 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 5228505 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 85.566937 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 773605 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 42847 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 86.272967 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 772521 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 43024 # Number of incorrect RAS predictions. system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 42721233 # DTB read hits -system.cpu1.dtb.read_misses 41267 # DTB read misses -system.cpu1.dtb.write_hits 6827437 # DTB write hits -system.cpu1.dtb.write_misses 11457 # DTB write misses +system.cpu1.dtb.read_hits 42893856 # DTB read hits +system.cpu1.dtb.read_misses 41286 # DTB read misses +system.cpu1.dtb.write_hits 6825448 # DTB write hits +system.cpu1.dtb.write_misses 11345 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 2301 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 2630 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 322 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 2300 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 2725 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 348 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 634 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 42762500 # DTB read accesses -system.cpu1.dtb.write_accesses 6838894 # DTB write accesses +system.cpu1.dtb.perms_faults 636 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 42935142 # DTB read accesses +system.cpu1.dtb.write_accesses 6836793 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 49548670 # DTB hits -system.cpu1.dtb.misses 52724 # DTB misses -system.cpu1.dtb.accesses 49601394 # DTB accesses -system.cpu1.itb.inst_hits 7583980 # ITB inst hits -system.cpu1.itb.inst_misses 5601 # ITB inst misses +system.cpu1.dtb.hits 49719304 # DTB hits +system.cpu1.dtb.misses 52631 # DTB misses +system.cpu1.dtb.accesses 49771935 # DTB accesses +system.cpu1.itb.inst_hits 8340296 # ITB inst hits +system.cpu1.itb.inst_misses 5581 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1274,114 +1274,114 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1561 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1543 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1591 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1561 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 7589581 # ITB inst accesses -system.cpu1.itb.hits 7583980 # DTB hits -system.cpu1.itb.misses 5601 # DTB misses -system.cpu1.itb.accesses 7589581 # DTB accesses -system.cpu1.numCycles 406854445 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 8345877 # ITB inst accesses +system.cpu1.itb.hits 8340296 # DTB hits +system.cpu1.itb.misses 5581 # DTB misses +system.cpu1.itb.accesses 8345877 # DTB accesses +system.cpu1.numCycles 408908787 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 18987687 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 60514486 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 8781590 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 5723233 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 13164545 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 3370379 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 67214 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 77426772 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 4687 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 46358 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 129737 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 707 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 7581976 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 531329 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 3060 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 112134243 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.659620 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 1.988948 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 19741855 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 65652351 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 9060826 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 6001026 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 14075401 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3918937 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 65639 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 77552970 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 4686 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 46851 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 129796 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 89 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 8338330 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 726090 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 3044 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 114288783 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.696009 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.038635 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 98977030 88.27% 88.27% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 796888 0.71% 88.98% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 939707 0.84% 89.82% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1694875 1.51% 91.33% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1403619 1.25% 92.58% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 573280 0.51% 93.09% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1928107 1.72% 94.81% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 410374 0.37% 95.18% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 5410363 4.82% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 100220679 87.69% 87.69% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 798295 0.70% 88.39% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 938778 0.82% 89.21% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1873808 1.64% 90.85% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1510998 1.32% 92.17% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 574008 0.50% 92.67% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 2116066 1.85% 94.53% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 410869 0.36% 94.89% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 5845282 5.11% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 112134243 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.021584 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.148737 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 20329334 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 77067438 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 11999240 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 528326 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2209905 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 1105816 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 98089 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 69983071 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 327113 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 2209905 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 21512186 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 32033439 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 40715711 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 11249430 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 4413572 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 66189803 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 19593 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 681290 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 3157378 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 32035 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 69538015 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 303909752 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 303850528 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 59224 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 49060717 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 20477298 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 445152 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 388313 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 7961235 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 12608499 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 7947542 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 1037744 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1535939 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 60784720 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 1155099 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 87803920 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 97322 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 13491429 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 36062520 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 274254 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 112134243 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.783025 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.519999 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 114288783 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.022159 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.160555 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 21260604 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 77197159 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 12728983 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 527252 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2574785 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 1107873 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 98231 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 74815491 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 327601 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 2574785 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 22637961 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 32138028 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 40746993 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 11784015 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 4407001 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 69468156 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 19628 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 681075 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 3151682 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 32928 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 73408550 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 319754725 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 319695969 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 58756 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 49044244 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 24364306 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 444465 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 387610 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 7946566 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 13166209 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 8131289 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 1039797 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1544280 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 63306558 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 1157694 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 89041269 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 96485 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 16034557 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 45010776 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 277192 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 114288783 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.779090 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.516652 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 82080142 73.20% 73.20% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 8453890 7.54% 80.74% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 4228870 3.77% 84.51% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 3673146 3.28% 87.78% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 10396618 9.27% 97.06% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1923791 1.72% 98.77% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 1051838 0.94% 99.71% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 251187 0.22% 99.93% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 74761 0.07% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 83847546 73.36% 73.36% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 8475969 7.42% 80.78% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 4322490 3.78% 84.56% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 3758453 3.29% 87.85% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 10560015 9.24% 97.09% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1959947 1.71% 98.81% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 1018953 0.89% 99.70% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 271832 0.24% 99.94% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 73578 0.06% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 112134243 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 114288783 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 29715 0.38% 0.38% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 996 0.01% 0.39% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 29343 0.37% 0.37% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 994 0.01% 0.39% # attempts to use FU when none available system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.39% # attempts to use FU when none available system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.39% # attempts to use FU when none available system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.39% # attempts to use FU when none available @@ -1409,395 +1409,395 @@ system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.39% # at system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.39% # attempts to use FU when none available system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.39% # attempts to use FU when none available system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.39% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 7547628 96.04% 96.43% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 280810 3.57% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 7546096 95.87% 96.25% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 294849 3.75% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 313997 0.36% 0.36% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 36673483 41.77% 42.13% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 59172 0.07% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 11 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 9 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 1514 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 9 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.19% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 43579800 49.63% 91.83% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 7175925 8.17% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 313932 0.35% 0.35% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 37546524 42.17% 42.52% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 59182 0.07% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 9 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 7 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 1504 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.59% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 43946850 49.36% 91.94% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 7173254 8.06% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 87803920 # Type of FU issued -system.cpu1.iq.rate 0.215812 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 7859149 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.089508 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 295735701 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 75439999 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 53226631 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 15376 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 8066 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 6868 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 95340871 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 8201 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 343143 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 89041269 # Type of FU issued +system.cpu1.iq.rate 0.217753 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 7871282 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.088400 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 300376626 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 80507257 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 53605393 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 14907 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 8010 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 6781 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 96590759 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 7860 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 340884 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2852269 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 3976 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 17384 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1106708 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 3415033 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3561 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 17027 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1294633 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 31919671 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 693087 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 31913246 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 874031 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2209905 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 24121244 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 365124 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 62044608 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 111941 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 12608499 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 7947542 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 865588 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 68372 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3578 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 17384 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 203207 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 155936 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 359143 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 86098386 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 43091016 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1705534 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 2574785 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 24237525 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 363690 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 64568060 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 112440 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 13166209 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 8131289 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 869125 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 67667 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 3747 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 17027 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 202949 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 155576 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 358525 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 86656974 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 43263445 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 2384295 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 104789 # number of nop insts executed -system.cpu1.iew.exec_refs 50204478 # number of memory reference insts executed -system.cpu1.iew.exec_branches 6908033 # Number of branches executed -system.cpu1.iew.exec_stores 7113462 # Number of stores executed -system.cpu1.iew.exec_rate 0.211620 # Inst execution rate -system.cpu1.iew.wb_sent 85323128 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 53233499 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 29734399 # num instructions producing a value -system.cpu1.iew.wb_consumers 53052149 # num instructions consuming a value +system.cpu1.iew.exec_nop 103808 # number of nop insts executed +system.cpu1.iew.exec_refs 50374669 # number of memory reference insts executed +system.cpu1.iew.exec_branches 6998395 # Number of branches executed +system.cpu1.iew.exec_stores 7111224 # Number of stores executed +system.cpu1.iew.exec_rate 0.211923 # Inst execution rate +system.cpu1.iew.wb_sent 85695257 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 53612174 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 29896757 # num instructions producing a value +system.cpu1.iew.wb_consumers 53335024 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.130842 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.560475 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.131110 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.560546 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 13410332 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 880845 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 313641 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 109924338 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.438116 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.408415 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 15938596 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 880502 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 313478 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 111713998 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.430926 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.399973 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 93165965 84.75% 84.75% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 8233685 7.49% 92.24% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 2134554 1.94% 94.19% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1255111 1.14% 95.33% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1238932 1.13% 96.46% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 576271 0.52% 96.98% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 972518 0.88% 97.86% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 559108 0.51% 98.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1788194 1.63% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 94998150 85.04% 85.04% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 8214546 7.35% 92.39% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 2111823 1.89% 94.28% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1251354 1.12% 95.40% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1240107 1.11% 96.51% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 568335 0.51% 97.02% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 995989 0.89% 97.91% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 499347 0.45% 98.36% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1834347 1.64% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 109924338 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 38068175 # Number of instructions committed -system.cpu1.commit.committedOps 48159625 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 111713998 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 38056856 # Number of instructions committed +system.cpu1.commit.committedOps 48140496 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 16597064 # Number of memory references committed -system.cpu1.commit.loads 9756230 # Number of loads committed -system.cpu1.commit.membars 190160 # Number of memory barriers committed -system.cpu1.commit.branches 5968166 # Number of branches committed -system.cpu1.commit.fp_insts 6822 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 42694155 # Number of committed integer instructions. -system.cpu1.commit.function_calls 534687 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1788194 # number cycles where commit BW limit reached +system.cpu1.commit.refs 16587832 # Number of memory references committed +system.cpu1.commit.loads 9751176 # Number of loads committed +system.cpu1.commit.membars 190071 # Number of memory barriers committed +system.cpu1.commit.branches 5966416 # Number of branches committed +system.cpu1.commit.fp_insts 6758 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 42676497 # Number of committed integer instructions. +system.cpu1.commit.function_calls 534458 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1834347 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 168661953 # The number of ROB reads -system.cpu1.rob.rob_writes 125442140 # The number of ROB writes -system.cpu1.timesIdled 1407356 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 294720202 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 1778443945 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 37998536 # Number of Instructions Simulated -system.cpu1.committedOps 48089986 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 37998536 # Number of Instructions Simulated -system.cpu1.cpi 10.707108 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 10.707108 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.093396 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.093396 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 385381686 # number of integer regfile reads -system.cpu1.int_regfile_writes 55406618 # number of integer regfile writes -system.cpu1.fp_regfile_reads 5049 # number of floating regfile reads -system.cpu1.fp_regfile_writes 2336 # number of floating regfile writes -system.cpu1.misc_regfile_reads 18496665 # number of misc regfile reads -system.cpu1.misc_regfile_writes 405533 # number of misc regfile writes -system.cpu1.icache.replacements 597187 # number of replacements -system.cpu1.icache.tagsinuse 480.515152 # Cycle average of tags in use -system.cpu1.icache.total_refs 6939274 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 597699 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 11.609981 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 74121232000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 480.515152 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.938506 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.938506 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 6939274 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 6939274 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 6939274 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 6939274 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 6939274 # number of overall hits -system.cpu1.icache.overall_hits::total 6939274 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 642651 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 642651 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 642651 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 642651 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 642651 # number of overall misses -system.cpu1.icache.overall_misses::total 642651 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8610286993 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 8610286993 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 8610286993 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 8610286993 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 8610286993 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 8610286993 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 7581925 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 7581925 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 7581925 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 7581925 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 7581925 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 7581925 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.084761 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.084761 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.084761 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.084761 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.084761 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.084761 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13398.076083 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13398.076083 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13398.076083 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13398.076083 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13398.076083 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13398.076083 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 2076 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_targets 753 # number of cycles access was blocked +system.cpu1.rob.rob_reads 172914942 # The number of ROB reads +system.cpu1.rob.rob_writes 130824932 # The number of ROB writes +system.cpu1.timesIdled 1407670 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 294620004 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 1796556351 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 37987217 # Number of Instructions Simulated +system.cpu1.committedOps 48070857 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 37987217 # Number of Instructions Simulated +system.cpu1.cpi 10.764379 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 10.764379 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.092899 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.092899 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 387772369 # number of integer regfile reads +system.cpu1.int_regfile_writes 56145305 # number of integer regfile writes +system.cpu1.fp_regfile_reads 4887 # number of floating regfile reads +system.cpu1.fp_regfile_writes 2320 # number of floating regfile writes +system.cpu1.misc_regfile_reads 18518507 # number of misc regfile reads +system.cpu1.misc_regfile_writes 405334 # number of misc regfile writes +system.cpu1.icache.replacements 597077 # number of replacements +system.cpu1.icache.tagsinuse 480.917703 # Cycle average of tags in use +system.cpu1.icache.total_refs 7696282 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 597589 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 12.878888 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 74223543500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 480.917703 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.939292 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.939292 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 7696282 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 7696282 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 7696282 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 7696282 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 7696282 # number of overall hits +system.cpu1.icache.overall_hits::total 7696282 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 641998 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 641998 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 641998 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 641998 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 641998 # number of overall misses +system.cpu1.icache.overall_misses::total 641998 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8633779496 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 8633779496 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 8633779496 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 8633779496 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 8633779496 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 8633779496 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 8338280 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 8338280 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 8338280 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 8338280 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 8338280 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 8338280 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.076994 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.076994 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.076994 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.076994 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.076994 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.076994 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13448.296562 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13448.296562 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13448.296562 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13448.296562 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13448.296562 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13448.296562 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 1927 # number of cycles access was blocked +system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 172 # number of cycles access was blocked -system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 12.069767 # average number of cycles each access was blocked -system.cpu1.icache.avg_blocked_cycles::no_targets 753 # average number of cycles each access was blocked +system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 11.203488 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 44927 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 44927 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 44927 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 44927 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 44927 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 44927 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 597724 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 597724 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 597724 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 597724 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 597724 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 597724 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7047898994 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 7047898994 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7047898994 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 7047898994 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7047898994 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 7047898994 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2823500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2823500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2823500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 2823500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.078835 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.078835 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.078835 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.078835 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.078835 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.078835 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11791.226375 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11791.226375 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11791.226375 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11791.226375 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11791.226375 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11791.226375 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 44386 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 44386 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 44386 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 44386 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 44386 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 44386 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 597612 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 597612 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 597612 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 597612 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 597612 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 597612 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7074093496 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 7074093496 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7074093496 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 7074093496 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7074093496 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 7074093496 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 3068500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 3068500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 3068500 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 3068500 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071671 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071671 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071671 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.071671 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071671 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.071671 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11837.268154 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11837.268154 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11837.268154 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11837.268154 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11837.268154 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11837.268154 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 360661 # number of replacements -system.cpu1.dcache.tagsinuse 473.725553 # Cycle average of tags in use -system.cpu1.dcache.total_refs 12688668 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 361027 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 35.146036 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 70279173000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 473.725553 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.925245 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.925245 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 8315910 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 8315910 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 4141838 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 4141838 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 97575 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 97575 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 94901 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 94901 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 12457748 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 12457748 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 12457748 # number of overall hits -system.cpu1.dcache.overall_hits::total 12457748 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 397655 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 397655 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 1555408 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 1555408 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13937 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 13937 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10609 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10609 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 1953063 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 1953063 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 1953063 # number of overall misses -system.cpu1.dcache.overall_misses::total 1953063 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 5962620500 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 5962620500 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 63820949998 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 63820949998 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 128371500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 128371500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 53750500 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 53750500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 69783570498 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 69783570498 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 69783570498 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 69783570498 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 8713565 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 8713565 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 5697246 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 5697246 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 111512 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 111512 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 105510 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 105510 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 14410811 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 14410811 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 14410811 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 14410811 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045636 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.045636 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.273011 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.273011 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.124982 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.124982 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.100550 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.100550 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.135528 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.135528 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.135528 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.135528 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14994.456250 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 14994.456250 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41031.645715 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 41031.645715 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9210.841645 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9210.841645 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5066.500141 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5066.500141 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35730.322318 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 35730.322318 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35730.322318 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 35730.322318 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 26431 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 15171 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3226 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 158 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.193118 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 96.018987 # average number of cycles each access was blocked +system.cpu1.dcache.replacements 360159 # number of replacements +system.cpu1.dcache.tagsinuse 474.597840 # Cycle average of tags in use +system.cpu1.dcache.total_refs 12677942 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 360527 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 35.165028 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 70354983000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 474.597840 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.926949 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.926949 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 8310534 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 8310534 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 4138624 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 4138624 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 97469 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 97469 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 94858 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 94858 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 12449158 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 12449158 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 12449158 # number of overall hits +system.cpu1.dcache.overall_hits::total 12449158 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 397542 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 397542 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 1554744 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 1554744 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13907 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 13907 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10598 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10598 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 1952286 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 1952286 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 1952286 # number of overall misses +system.cpu1.dcache.overall_misses::total 1952286 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6044984000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 6044984000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 61833185511 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 61833185511 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 129279000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 129279000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 53828000 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 53828000 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 67878169511 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 67878169511 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 67878169511 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 67878169511 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 8708076 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 8708076 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 5693368 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 5693368 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 111376 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 111376 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 105456 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 105456 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 14401444 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 14401444 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 14401444 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 14401444 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045652 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.045652 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.273080 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.273080 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.124865 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.124865 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.100497 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.100497 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.135562 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.135562 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.135562 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.135562 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15205.900257 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15205.900257 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39770.653890 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 39770.653890 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9295.966060 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9295.966060 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5079.071523 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5079.071523 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34768.558250 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 34768.558250 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34768.558250 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 34768.558250 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 26588 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 13412 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3258 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 162 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.160835 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 82.790123 # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 324726 # number of writebacks -system.cpu1.dcache.writebacks::total 324726 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 169327 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 169327 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1393847 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 1393847 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1449 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1449 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 1563174 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 1563174 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 1563174 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 1563174 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 228328 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 228328 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 161561 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 161561 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12488 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12488 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10607 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 10607 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 389889 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 389889 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 389889 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 389889 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2825835000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2825835000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5223945209 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5223945209 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 87441500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 87441500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32536500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32536500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8049780209 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 8049780209 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8049780209 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 8049780209 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168995979000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168995979000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 27123329043 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 27123329043 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 196119308043 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 196119308043 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026204 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.026204 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.028358 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.028358 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.111988 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.111988 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.100531 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.100531 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027055 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.027055 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.027055 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.027055 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12376.208787 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12376.208787 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32334.197046 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32334.197046 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7002.041960 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7002.041960 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3067.455454 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3067.455454 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20646.338340 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20646.338340 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20646.338340 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20646.338340 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 324224 # number of writebacks +system.cpu1.dcache.writebacks::total 324224 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 169594 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 169594 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1393339 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 1393339 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1447 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1447 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 1562933 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 1562933 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 1562933 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 1562933 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 227948 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 227948 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 161405 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 161405 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12460 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12460 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10596 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 10596 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 389353 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 389353 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 389353 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 389353 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2844990000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2844990000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5144127207 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5144127207 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 88536000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 88536000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32636000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32636000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 7989117207 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 7989117207 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 7989117207 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 7989117207 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168989822500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168989822500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 35094178017 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 35094178017 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 204084000517 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 204084000517 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026177 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.026177 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.028350 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.028350 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.111873 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.111873 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.100478 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.100478 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027036 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.027036 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.027036 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.027036 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12480.872831 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12480.872831 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31870.928453 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31870.928453 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7105.617978 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7105.617978 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3080.030200 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3080.030200 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20518.956338 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20518.956338 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20518.956338 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20518.956338 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1819,18 +1819,18 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 497798121418 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 497798121418 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 497798121418 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 497798121418 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 539953604456 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 539953604456 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 539953604456 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 539953604456 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 41715 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 41721 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 48865 # number of quiesce instructions executed +system.cpu1.kern.inst.quiesce 48838 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt index 80b8abc3e..406114ee2 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt @@ -1,126 +1,114 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.523205 # Number of seconds simulated -sim_ticks 2523204701000 # Number of ticks simulated -final_tick 2523204701000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.533245 # Number of seconds simulated +sim_ticks 2533245380500 # Number of ticks simulated +final_tick 2533245380500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 50114 # Simulator instruction rate (inst/s) -host_op_rate 64483 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2096764175 # Simulator tick rate (ticks/s) -host_mem_usage 452888 # Number of bytes of host memory used -host_seconds 1203.38 # Real time elapsed on the host -sim_insts 60306320 # Number of instructions simulated -sim_ops 77597310 # Number of ops (including micro ops) simulated -system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu.inst 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu.inst 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) +host_inst_rate 67317 # Simulator instruction rate (inst/s) +host_op_rate 86618 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2827634962 # Simulator tick rate (ticks/s) +host_mem_usage 409784 # Number of bytes of host memory used +host_seconds 895.89 # Real time elapsed on the host +sim_insts 60308251 # Number of instructions simulated +sim_ops 77599937 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 3264 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 192 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 797888 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093968 # Number of bytes read from this memory -system.physmem.bytes_read::total 129432976 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 797888 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3783680 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.dtb.walker 2944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 797824 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9094032 # Number of bytes read from this memory +system.physmem.bytes_read::total 129432592 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 797824 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 797824 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3784128 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6799752 # Number of bytes written to this memory +system.physmem.bytes_written::total 6800200 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 51 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 3 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12467 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142127 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096856 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59120 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 46 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 12466 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142128 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096850 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59127 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813138 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47375333 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1294 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 76 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 316220 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3604134 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51297057 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 316220 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 316220 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1499553 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1195334 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2694887 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1499553 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47375333 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1294 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 76 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 316220 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4799468 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53991944 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096856 # Total number of read requests seen -system.physmem.writeReqs 813138 # Total number of write requests seen -system.physmem.cpureqs 218433 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 966198784 # Total number of bytes read from memory -system.physmem.bytesWritten 52040832 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 129432976 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6799752 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 308 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4701 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 943619 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 943957 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 943426 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 943469 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 943373 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 943243 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 943117 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 943291 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 943773 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 943640 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 943701 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 943687 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 943747 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 943605 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 943661 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 943239 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50100 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50374 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 49971 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 50036 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50909 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50818 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 50668 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50825 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51146 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 51221 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 51118 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51111 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51356 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51168 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51290 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51027 # Track writes on a per bank basis +system.physmem.num_writes::total 813145 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47187558 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1162 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 314941 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3589874 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51093587 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 314941 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314941 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1493787 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1190596 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2684383 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1493787 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47187558 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1162 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 314941 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4780470 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53777969 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096850 # Total number of read requests seen +system.physmem.writeReqs 813145 # Total number of write requests seen +system.physmem.cpureqs 218417 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 966198400 # Total number of bytes read from memory +system.physmem.bytesWritten 52041280 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 129432592 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6800200 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 331 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 4684 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 943938 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 943448 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 943393 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 944192 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 943987 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 943149 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 943276 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 943874 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 943803 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 943307 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 943198 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 943602 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 943695 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 943079 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 942979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 943599 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50829 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50415 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50439 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51156 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50914 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50181 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 50283 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50861 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51365 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 50905 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50799 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51184 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51242 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50716 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50629 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51227 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 1189836 # Number of times wr buffer was full causing retry -system.physmem.totGap 2523203522000 # Total gap between requests +system.physmem.numWrRetry 2173038 # Number of times wr buffer was full causing retry +system.physmem.totGap 2533244279000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 36 # Categorize read packet sizes system.physmem.readPktSize::3 14942208 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154612 # Categorize read packet sizes +system.physmem.readPktSize::6 154606 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 1943854 # categorize write packet sizes +system.physmem.writePktSize::2 2927056 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 59120 # categorize write packet sizes +system.physmem.writePktSize::6 59127 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -129,30 +117,30 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4701 # categorize neither packet sizes +system.physmem.neitherpktsize::6 4684 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 1043197 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 981510 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 938251 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 972710 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2730334 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2737857 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5375310 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 45160 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 30623 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 30406 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 30384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 57649 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 38036 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 64911 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 17196 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 2864 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 121 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 18 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 1040308 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 981234 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 950339 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3550137 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2675999 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2688015 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2649233 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 60810 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59292 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 108760 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 157649 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 108311 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 16828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 16678 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 21784 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 11013 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 111 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -165,15 +153,15 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2796 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2911 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3000 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3093 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3215 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3380 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3546 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3696 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3837 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2636 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2726 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2860 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3024 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3149 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3233 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3319 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3428 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3482 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 35354 # What write queue length does an incoming req see @@ -184,79 +172,91 @@ system.physmem.wrQLenPdf::15 35354 # Wh system.physmem.wrQLenPdf::16 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 35354 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 35354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32558 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32443 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 32261 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 32139 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 31974 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 31808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 31658 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 31517 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35354 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32719 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32629 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32495 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 32330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 32205 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 32035 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 31926 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 31872 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 328245753609 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 404988565609 # Sum of mem lat for all requests -system.physmem.totBusLat 60386192000 # Total cycles spent in databus access -system.physmem.totBankLat 16356620000 # Total cycles spent in bank access -system.physmem.avgQLat 21743.10 # Average queueing delay per request -system.physmem.avgBankLat 1083.47 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 26826.57 # Average memory access latency -system.physmem.avgRdBW 382.93 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 20.62 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 51.30 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 2.69 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.52 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.16 # Average read queue length over time -system.physmem.avgWrQLen 10.68 # Average write queue length over time -system.physmem.readRowHits 15052450 # Number of row buffer hits during reads -system.physmem.writeRowHits 784654 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.71 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 96.50 # Row buffer hit rate for writes -system.physmem.avgGap 158592.36 # Average gap between requests +system.physmem.totQLat 393028587393 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 485428123643 # Sum of mem lat for all requests +system.physmem.totBusLat 75482595000 # Total cycles spent in databus access +system.physmem.totBankLat 16916941250 # Total cycles spent in bank access +system.physmem.avgQLat 26034.38 # Average queueing delay per request +system.physmem.avgBankLat 1120.59 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 32154.97 # Average memory access latency +system.physmem.avgRdBW 381.41 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 20.54 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 51.09 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 2.68 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 3.14 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.19 # Average read queue length over time +system.physmem.avgWrQLen 12.52 # Average write queue length over time +system.physmem.readRowHits 15020214 # Number of row buffer hits during reads +system.physmem.writeRowHits 793069 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.49 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 97.53 # Row buffer hit rate for writes +system.physmem.avgGap 159223.45 # Average gap between requests +system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu.inst 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu.inst 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu.inst 25 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu.branchPred.lookups 14400111 # Number of BP lookups -system.cpu.branchPred.condPredicted 11483411 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 706790 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9536193 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7670918 # Number of BTB hits +system.cpu.branchPred.lookups 14667589 # Number of BP lookups +system.cpu.branchPred.condPredicted 11748926 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 705805 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9784798 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7931964 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.440046 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1400062 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72720 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.064157 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1398744 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72667 # Number of incorrect RAS predictions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51212683 # DTB read hits -system.cpu.dtb.read_misses 73387 # DTB read misses -system.cpu.dtb.write_hits 11701466 # DTB write hits -system.cpu.dtb.write_misses 17011 # DTB write misses +system.cpu.dtb.read_hits 51389080 # DTB read hits +system.cpu.dtb.read_misses 73326 # DTB read misses +system.cpu.dtb.write_hits 11702658 # DTB write hits +system.cpu.dtb.write_misses 17128 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 4259 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2457 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 493 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 4257 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2506 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 491 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1316 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51286070 # DTB read accesses -system.cpu.dtb.write_accesses 11718477 # DTB write accesses +system.cpu.dtb.perms_faults 1337 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51462406 # DTB read accesses +system.cpu.dtb.write_accesses 11719786 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 62914149 # DTB hits -system.cpu.dtb.misses 90398 # DTB misses -system.cpu.dtb.accesses 63004547 # DTB accesses -system.cpu.itb.inst_hits 11530598 # ITB inst hits -system.cpu.itb.inst_misses 11503 # ITB inst misses +system.cpu.dtb.hits 63091738 # DTB hits +system.cpu.dtb.misses 90454 # DTB misses +system.cpu.dtb.accesses 63182192 # DTB accesses +system.cpu.itb.inst_hits 12277036 # ITB inst hits +system.cpu.itb.inst_misses 11490 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -265,114 +265,114 @@ system.cpu.itb.flush_tlb 2 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2585 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2578 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2992 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2988 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 11542101 # ITB inst accesses -system.cpu.itb.hits 11530598 # DTB hits -system.cpu.itb.misses 11503 # DTB misses -system.cpu.itb.accesses 11542101 # DTB accesses -system.cpu.numCycles 469830472 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 12288526 # ITB inst accesses +system.cpu.itb.hits 12277036 # DTB hits +system.cpu.itb.misses 11490 # DTB misses +system.cpu.itb.accesses 12288526 # DTB accesses +system.cpu.numCycles 472097236 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 29776209 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 90590417 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14400111 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9070980 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 20202933 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4722920 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 125032 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 95829394 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2555 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 95206 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 195647 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 358 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 11526864 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 692679 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5866 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 149483349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.755286 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.112756 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 30535145 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 95659606 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14667589 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9330708 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 21094710 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5261516 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 125902 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 95951841 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2603 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 94532 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 195374 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 334 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 12273314 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 886277 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5889 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 151614227 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.781014 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.145237 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 129295948 86.50% 86.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1305590 0.87% 87.37% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1714120 1.15% 88.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2303032 1.54% 90.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2113838 1.41% 91.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1113268 0.74% 92.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2558966 1.71% 93.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 744431 0.50% 94.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8334156 5.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 130534830 86.10% 86.10% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1304262 0.86% 86.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1711991 1.13% 88.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2483160 1.64% 89.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2210564 1.46% 91.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1108348 0.73% 91.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2746367 1.81% 93.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 744764 0.49% 94.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8769941 5.78% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 149483349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.030650 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.192815 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 31568829 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 95441634 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18423468 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 962668 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3086750 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1958757 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 171759 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 107509453 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 567408 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3086750 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 33316275 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36833231 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 52536283 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 17586527 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6124283 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 102642292 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 21405 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1017740 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4132022 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 26613 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 106442929 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 468643722 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 468552758 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 90964 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 78387937 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 28054991 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 830730 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 737238 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12262816 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 19748975 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13319169 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1971812 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2437048 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 95275123 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983935 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 123023978 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 168737 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 19077764 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 47550140 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501597 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 149483349 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.822995 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.535359 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 151614227 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.031069 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.202627 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32507875 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 95564460 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 19109346 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 988199 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3444347 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1959915 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 171959 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 112281673 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 569222 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3444347 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 34437159 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36947144 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 52554741 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18109845 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6120991 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 105853391 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 21725 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1011282 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4135399 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 28413 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 110224508 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 484220176 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 484129547 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 90629 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 78390630 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 31833877 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 830294 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 736801 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12261174 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 20294238 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13503315 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1968797 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2454387 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 97750102 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1983216 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 124244624 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 169680 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 21546848 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 56327140 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 500803 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 151614227 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.819479 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.532560 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 105584615 70.63% 70.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 13583539 9.09% 79.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7010052 4.69% 84.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5841080 3.91% 88.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12416825 8.31% 96.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2753053 1.84% 98.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1723438 1.15% 99.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 442074 0.30% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 128673 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 107320603 70.79% 70.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13614389 8.98% 79.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7121261 4.70% 84.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5900322 3.89% 88.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12601828 8.31% 96.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2772948 1.83% 98.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1691791 1.12% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 464731 0.31% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 126354 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 149483349 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 151614227 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 60184 0.68% 0.68% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 2 0.00% 0.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 59822 0.68% 0.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 7 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.68% # attempts to use FU when none available @@ -400,383 +400,383 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.68% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.68% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.68% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8365721 94.70% 95.38% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 408464 4.62% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8365800 94.71% 95.39% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 407388 4.61% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 363666 0.30% 0.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 57715634 46.91% 47.21% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93245 0.08% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 22 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 17 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2113 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 17 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52529463 42.70% 89.99% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12319801 10.01% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 363666 0.29% 0.29% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 58568271 47.14% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93243 0.08% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 19 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 1 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 14 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 14 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.51% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52895196 42.57% 90.08% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12322086 9.92% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 123023978 # Type of FU issued -system.cpu.iq.rate 0.261848 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8834371 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071810 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 404601083 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 116353341 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85576668 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23374 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12534 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10291 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 131482242 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12441 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 624673 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 124244624 # Type of FU issued +system.cpu.iq.rate 0.263176 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8833017 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071094 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409173362 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 121296699 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85947126 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 22922 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12496 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10285 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 132701824 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12151 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 625056 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4094892 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6341 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 30170 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1587360 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4639526 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6246 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 30083 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1771107 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34109626 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 700754 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107778 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 879356 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3086750 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 27929596 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 435687 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 97480096 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 201338 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 19748975 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13319169 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1411062 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 114312 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3640 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 30170 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 351854 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 269334 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 621188 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 120956829 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 51898553 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2067149 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3444347 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 28046391 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 438374 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 99953895 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 200970 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 20294238 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13503315 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1410324 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 116022 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3795 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 30083 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 349489 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 270440 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 619929 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 121508078 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52074968 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2736546 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 221038 # number of nop insts executed -system.cpu.iew.exec_refs 64111605 # number of memory reference insts executed -system.cpu.iew.exec_branches 11477980 # Number of branches executed -system.cpu.iew.exec_stores 12213052 # Number of stores executed -system.cpu.iew.exec_rate 0.257448 # Inst execution rate -system.cpu.iew.wb_sent 119998029 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85586959 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47051195 # num instructions producing a value -system.cpu.iew.wb_consumers 87903517 # num instructions consuming a value +system.cpu.iew.exec_nop 220577 # number of nop insts executed +system.cpu.iew.exec_refs 64289334 # number of memory reference insts executed +system.cpu.iew.exec_branches 11563754 # Number of branches executed +system.cpu.iew.exec_stores 12214366 # Number of stores executed +system.cpu.iew.exec_rate 0.257379 # Inst execution rate +system.cpu.iew.wb_sent 120366152 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85957411 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47207424 # num instructions producing a value +system.cpu.iew.wb_consumers 88142728 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.182166 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.535260 # average fanout of values written-back +system.cpu.iew.wb_rate 0.182076 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.535579 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 18827380 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1482338 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 537525 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 146396599 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.531076 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.520958 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 21297531 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1482413 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 536366 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 148169880 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.524738 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.515080 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 118947239 81.25% 81.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13290993 9.08% 90.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3927955 2.68% 93.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2128242 1.45% 94.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1935809 1.32% 95.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 981559 0.67% 96.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1577858 1.08% 97.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 757669 0.52% 98.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2849275 1.95% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 120738862 81.49% 81.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13327822 8.99% 90.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3883611 2.62% 93.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2123257 1.43% 94.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1920888 1.30% 95.83% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 968544 0.65% 96.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1598005 1.08% 97.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 699927 0.47% 98.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2908964 1.96% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 146396599 # Number of insts commited each cycle -system.cpu.commit.committedInsts 60456701 # Number of instructions committed -system.cpu.commit.committedOps 77747691 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 148169880 # Number of insts commited each cycle +system.cpu.commit.committedInsts 60458632 # Number of instructions committed +system.cpu.commit.committedOps 77750318 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27385892 # Number of memory references committed -system.cpu.commit.loads 15654083 # Number of loads committed -system.cpu.commit.membars 403583 # Number of memory barriers committed -system.cpu.commit.branches 9961154 # Number of branches committed +system.cpu.commit.refs 27386920 # Number of memory references committed +system.cpu.commit.loads 15654712 # Number of loads committed +system.cpu.commit.membars 403607 # Number of memory barriers committed +system.cpu.commit.branches 9961406 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 68853054 # Number of committed integer instructions. -system.cpu.commit.function_calls 991222 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2849275 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 68855494 # Number of committed integer instructions. +system.cpu.commit.function_calls 991273 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2908964 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 238273902 # The number of ROB reads -system.cpu.rob.rob_writes 196332947 # The number of ROB writes -system.cpu.timesIdled 1769968 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 320347123 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4576495890 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 60306320 # Number of Instructions Simulated -system.cpu.committedOps 77597310 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 60306320 # Number of Instructions Simulated -system.cpu.cpi 7.790734 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.790734 # CPI: Total CPI of All Threads -system.cpu.ipc 0.128358 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.128358 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 547824485 # number of integer regfile reads -system.cpu.int_regfile_writes 87698031 # number of integer regfile writes -system.cpu.fp_regfile_reads 8340 # number of floating regfile reads -system.cpu.fp_regfile_writes 2902 # number of floating regfile writes -system.cpu.misc_regfile_reads 30214457 # number of misc regfile reads -system.cpu.misc_regfile_writes 831851 # number of misc regfile writes -system.cpu.icache.replacements 979772 # number of replacements -system.cpu.icache.tagsinuse 511.620578 # Cycle average of tags in use -system.cpu.icache.total_refs 10466836 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 980284 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 10.677351 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 6363732000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 511.620578 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.999259 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.999259 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 10466836 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 10466836 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 10466836 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 10466836 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 10466836 # number of overall hits -system.cpu.icache.overall_hits::total 10466836 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1059904 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1059904 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1059904 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1059904 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1059904 # number of overall misses -system.cpu.icache.overall_misses::total 1059904 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 13935365493 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 13935365493 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 13935365493 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 13935365493 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 13935365493 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 13935365493 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 11526740 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 11526740 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 11526740 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 11526740 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 11526740 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 11526740 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.091952 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.091952 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.091952 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.091952 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.091952 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.091952 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13147.761961 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13147.761961 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13147.761961 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13147.761961 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13147.761961 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13147.761961 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5103 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 436 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 297 # number of cycles access was blocked +system.cpu.rob.rob_reads 242460133 # The number of ROB reads +system.cpu.rob.rob_writes 201635862 # The number of ROB writes +system.cpu.timesIdled 1769557 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 320483009 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4594310480 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 60308251 # Number of Instructions Simulated +system.cpu.committedOps 77599937 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 60308251 # Number of Instructions Simulated +system.cpu.cpi 7.828070 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.828070 # CPI: Total CPI of All Threads +system.cpu.ipc 0.127745 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.127745 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 550197994 # number of integer regfile reads +system.cpu.int_regfile_writes 88410647 # number of integer regfile writes +system.cpu.fp_regfile_reads 8198 # number of floating regfile reads +system.cpu.fp_regfile_writes 2906 # number of floating regfile writes +system.cpu.misc_regfile_reads 30226423 # number of misc regfile reads +system.cpu.misc_regfile_writes 831902 # number of misc regfile writes +system.cpu.icache.replacements 980802 # number of replacements +system.cpu.icache.tagsinuse 511.577289 # Cycle average of tags in use +system.cpu.icache.total_refs 11213050 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 981314 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 11.426567 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 6406924000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 511.577289 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.999174 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.999174 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 11213050 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 11213050 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 11213050 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 11213050 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 11213050 # number of overall hits +system.cpu.icache.overall_hits::total 11213050 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060138 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060138 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060138 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060138 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060138 # number of overall misses +system.cpu.icache.overall_misses::total 1060138 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14001105997 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14001105997 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14001105997 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14001105997 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14001105997 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14001105997 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 12273188 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 12273188 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 12273188 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 12273188 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 12273188 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 12273188 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.086378 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.086378 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.086378 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.086378 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.086378 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.086378 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13206.871178 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13206.871178 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13206.871178 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13206.871178 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13206.871178 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13206.871178 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 4476 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 4 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 295 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 17.181818 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 436 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 15.172881 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 4 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79583 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79583 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79583 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79583 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79583 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79583 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980321 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 980321 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 980321 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 980321 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 980321 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 980321 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11335281493 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11335281493 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11335281493 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11335281493 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11335281493 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11335281493 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 6803000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 6803000 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 6803000 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 6803000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.085048 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.085048 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.085048 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.085048 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11562.826353 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11562.826353 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11562.826353 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11562.826353 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11562.826353 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11562.826353 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 78782 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 78782 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 78782 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 78782 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 78782 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 78782 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 981356 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 981356 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 981356 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 981356 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 981356 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 981356 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11396806498 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11396806498 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11396806498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11396806498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11396806498 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11396806498 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7553500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7553500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7553500 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 7553500 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079959 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.079959 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079959 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.079959 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11613.325336 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11613.325336 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11613.325336 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11613.325336 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11613.325336 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11613.325336 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 64384 # number of replacements -system.cpu.l2cache.tagsinuse 51365.557849 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1909698 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 129778 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 14.715114 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 2488155004000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 36926.744718 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.dtb.walker 36.464010 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.003926 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 8168.761699 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6233.583496 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.563457 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000556 # Average percentage of cache occupancy +system.cpu.l2cache.replacements 64377 # number of replacements +system.cpu.l2cache.tagsinuse 51361.576516 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1911659 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 129770 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 14.731132 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 2498200145000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 36918.334944 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.dtb.walker 32.795639 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.000348 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 8184.403113 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6226.042472 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.563329 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000500 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.124645 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.095117 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.783776 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 78725 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10899 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 966625 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 387064 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1443313 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607596 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607596 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 39 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 39 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 10 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 10 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112907 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112907 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 78725 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10899 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 966625 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 499971 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1556220 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 78725 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10899 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 966625 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 499971 # number of overall hits -system.cpu.l2cache.overall_hits::total 1556220 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 51 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12362 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10723 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23139 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2923 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2923 # number of UpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 4 # number of SCUpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133204 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133204 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 51 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 3 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12362 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143927 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156343 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 51 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 3 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12362 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143927 # number of overall misses -system.cpu.l2cache.overall_misses::total 156343 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3708000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 187000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 653051500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 588973999 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1245920499 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 478500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 478500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6665784498 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6665784498 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3708000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 187000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 653051500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7254758497 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 7911704997 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3708000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 187000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 653051500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7254758497 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 7911704997 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 78776 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10902 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 978987 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397787 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1466452 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607596 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607596 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.occ_percent::cpu.inst 0.124884 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.095002 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.783715 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 79915 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11190 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967706 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 386775 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1445586 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607265 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607265 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 44 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 44 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 17 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 17 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 112880 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112880 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 79915 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 11190 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967706 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 499655 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1558466 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 79915 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 11190 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967706 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 499655 # number of overall hits +system.cpu.l2cache.overall_hits::total 1558466 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 46 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12360 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10717 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23125 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2918 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2918 # number of UpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133200 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133200 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 46 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 12360 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143917 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156325 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 46 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 12360 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143917 # number of overall misses +system.cpu.l2cache.overall_misses::total 156325 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3160000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 118000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 702880500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 627994499 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1334152999 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 589500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 589500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6741992998 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6741992998 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3160000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 118000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 702880500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7369987497 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 8076145997 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3160000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 118000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 702880500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7369987497 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 8076145997 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 79961 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11192 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 980066 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397492 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1468711 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607265 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607265 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2962 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 2962 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 14 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 14 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246111 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246111 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 78776 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10902 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 978987 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643898 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1712563 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 78776 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10902 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 978987 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643898 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1712563 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000647 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000275 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012627 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026957 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.015779 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986833 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986833 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.285714 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.285714 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541235 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541235 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000647 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000275 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012627 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223525 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.091292 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000647 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000275 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012627 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223525 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.091292 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 72705.882353 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 62333.333333 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52827.333765 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54926.233237 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 53845.045119 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 163.701676 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 163.701676 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50041.924402 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50041.924402 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 72705.882353 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 62333.333333 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52827.333765 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50405.820291 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50604.792009 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 72705.882353 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 62333.333333 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52827.333765 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50405.820291 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50604.792009 # average overall miss latency +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 19 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 19 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246080 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246080 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 79961 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 11192 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 980066 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643572 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1714791 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 79961 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 11192 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 980066 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643572 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1714791 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000575 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000179 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012611 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026962 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.015745 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.985145 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.985145 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.105263 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.105263 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541287 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541287 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000575 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000179 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012611 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223622 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.091163 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000575 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000179 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012611 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223622 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.091163 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 68695.652174 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 59000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56867.354369 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58597.975086 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 57693.102659 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 202.021933 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 202.021933 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50615.563048 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50615.563048 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 68695.652174 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56867.354369 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51209.985596 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51662.536363 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 68695.652174 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56867.354369 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51209.985596 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51662.536363 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -785,109 +785,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59120 # number of writebacks -system.cpu.l2cache.writebacks::total 59120 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 59127 # number of writebacks +system.cpu.l2cache.writebacks::total 59127 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 13 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 62 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 62 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 75 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 51 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12349 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10661 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 23064 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2923 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2923 # number of UpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 4 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133204 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133204 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 51 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12349 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143865 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156268 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 51 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12349 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143865 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156268 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3058596 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 149004 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 496430614 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 450664827 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 950303041 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29232923 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29232923 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 40004 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 40004 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5014619823 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5014619823 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3058596 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 149004 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 496430614 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5465284650 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 5964922864 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3058596 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 149004 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 496430614 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5465284650 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 5964922864 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 4345155 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167009478530 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167013823685 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 18374986550 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 18374986550 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 4345155 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 185384465080 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 185388810235 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026801 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015728 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986833 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986833 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541235 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541235 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223428 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.091248 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000647 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000275 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012614 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223428 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.091248 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 49668 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40200.065916 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42272.284682 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41202.872052 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 74 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 46 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12347 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10656 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23051 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2918 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2918 # number of UpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133200 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133200 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 46 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12347 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143856 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156251 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 46 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12347 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143856 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156251 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2584839 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 93252 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 548548146 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 492444540 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1043670777 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29186917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29186917 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 20002 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5081813058 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5081813058 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2584839 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 93252 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 548548146 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5574257598 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6125483835 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2584839 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 93252 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 548548146 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5574257598 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6125483835 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5079407 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167001894776 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167006974183 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26372604056 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26372604056 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 5079407 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193374498832 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193379578239 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026808 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015695 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.985145 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.985145 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.105263 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.105263 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541287 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541287 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223527 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.091120 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000575 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000179 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012598 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223527 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.091120 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 46626 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 44427.646068 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46212.888514 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45276.594378 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.370459 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.370459 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37646.165453 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37646.165453 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 49668 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40200.065916 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 37988.980294 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38171.109018 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 59972.470588 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 49668 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40200.065916 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 37988.980294 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38171.109018 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38151.749685 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38151.749685 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 46626 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 44427.646068 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38748.871079 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39202.845646 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 56192.152174 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 46626 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 44427.646068 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38748.871079 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39202.845646 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -897,161 +897,161 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 643386 # number of replacements -system.cpu.dcache.tagsinuse 511.994223 # Cycle average of tags in use -system.cpu.dcache.total_refs 21524162 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 643898 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 33.427906 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 35006000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.994223 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 13769851 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13769851 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7260574 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7260574 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 243031 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 243031 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 247598 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247598 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21030425 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21030425 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21030425 # number of overall hits -system.cpu.dcache.overall_hits::total 21030425 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 731035 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 731035 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2961528 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2961528 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13553 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13553 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 14 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 14 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3692563 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3692563 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3692563 # number of overall misses -system.cpu.dcache.overall_misses::total 3692563 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9558145500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9558145500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 103975545233 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 103975545233 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 180615500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 180615500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 229500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 229500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 113533690733 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 113533690733 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 113533690733 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 113533690733 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14500886 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14500886 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10222102 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222102 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256584 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256584 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 247612 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247612 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24722988 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24722988 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24722988 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24722988 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050413 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050413 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289718 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289718 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052821 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052821 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000057 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000057 # miss rate for StoreCondReq accesses +system.cpu.dcache.replacements 643060 # number of replacements +system.cpu.dcache.tagsinuse 511.992813 # Cycle average of tags in use +system.cpu.dcache.total_refs 21518829 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 643572 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 33.436553 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 42289000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.992813 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999986 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 13762862 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13762862 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7262343 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7262343 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242888 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242888 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 247601 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247601 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 21025205 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21025205 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21025205 # number of overall hits +system.cpu.dcache.overall_hits::total 21025205 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 731521 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 731521 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2960125 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2960125 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13538 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13538 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 19 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 19 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3691646 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3691646 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3691646 # number of overall misses +system.cpu.dcache.overall_misses::total 3691646 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9676520000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9676520000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 104419203240 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 104419203240 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181802500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 181802500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 271000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 271000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 114095723240 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 114095723240 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 114095723240 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 114095723240 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14494383 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14494383 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256426 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256426 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 247620 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247620 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 24716851 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24716851 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24716851 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24716851 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050469 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050469 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289570 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289570 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052795 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052795 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000077 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000077 # miss rate for StoreCondReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.149357 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.149357 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.149357 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.149357 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13074.812423 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13074.812423 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35108.749684 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35108.749684 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13326.606655 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13326.606655 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16392.857143 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16392.857143 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 30746.581909 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30746.581909 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 30746.581909 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 30746.581909 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 31725 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 15165 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2547 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 253 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 12.455830 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 59.940711 # average number of cycles each access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13227.945609 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13227.945609 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35275.268186 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35275.268186 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13429.051559 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13429.051559 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 14263.157895 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 14263.157895 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 30906.463740 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30906.463740 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 30906.463740 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30906.463740 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 28001 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 14318 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2522 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 248 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.102696 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 57.733871 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607596 # number of writebacks -system.cpu.dcache.writebacks::total 607596 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 345371 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 345371 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2712545 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2712545 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1340 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1340 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3057916 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3057916 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3057916 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3057916 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385664 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385664 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248983 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 248983 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12213 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12213 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 14 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 14 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634647 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634647 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634647 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634647 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4764852000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4764852000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8115946915 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8115946915 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 141227000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 141227000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 201500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 201500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12880798915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12880798915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12880798915 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12880798915 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182402678500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182402678500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 28257534484 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 28257534484 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 210660212984 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 210660212984 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026596 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026596 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024357 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024357 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000057 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000057 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025670 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025670 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025670 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025670 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12354.930717 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12354.930717 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32596.389774 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32596.389774 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11563.661672 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11563.661672 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 14392.857143 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14392.857143 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20296.005362 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20296.005362 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20296.005362 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20296.005362 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 607265 # number of writebacks +system.cpu.dcache.writebacks::total 607265 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 346124 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 346124 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2711175 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2711175 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1351 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1351 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3057299 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3057299 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3057299 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3057299 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385397 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385397 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 248950 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 248950 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12187 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12187 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 19 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 19 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 634347 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634347 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634347 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634347 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4799633500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4799633500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8191877422 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8191877422 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 142320500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 142320500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 233000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 233000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12991510922 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 12991510922 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12991510922 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 12991510922 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395110500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395110500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36212514849 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36212514849 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 218607625349 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 218607625349 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026589 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026589 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047526 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047526 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000077 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000077 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025665 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025665 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025665 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025665 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12453.738612 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12453.738612 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32905.713685 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32905.713685 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11678.058587 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11678.058587 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12263.157895 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12263.157895 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20480.132990 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20480.132990 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20480.132990 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20480.132990 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1073,16 +1073,16 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1148250225785 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1148250225785 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1148250225785 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1148250225785 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229394161981 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1229394161981 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229394161981 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1229394161981 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 83041 # number of quiesce instructions executed +system.cpu.kern.inst.quiesce 83046 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt index 8a66caa53..49d5a4463 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt @@ -1,148 +1,148 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.401290 # Number of seconds simulated -sim_ticks 2401290348000 # Number of ticks simulated -final_tick 2401290348000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.401347 # Number of seconds simulated +sim_ticks 2401347058000 # Number of ticks simulated +final_tick 2401347058000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 145439 # Simulator instruction rate (inst/s) -host_op_rate 186799 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5788935854 # Simulator tick rate (ticks/s) -host_mem_usage 444568 # Number of bytes of host memory used -host_seconds 414.81 # Real time elapsed on the host -sim_insts 60329082 # Number of instructions simulated -sim_ops 77485321 # Number of ops (including micro ops) simulated +host_inst_rate 247220 # Simulator instruction rate (inst/s) +host_op_rate 317493 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9839599535 # Simulator tick rate (ticks/s) +host_mem_usage 400552 # Number of bytes of host memory used +host_seconds 244.05 # Real time elapsed on the host +sim_insts 60333921 # Number of instructions simulated +sim_ops 77484019 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 114819072 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 486624 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 7022480 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 501472 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 7131280 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 77504 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 723200 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.dtb.walker 960 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 203648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 1332732 # Number of bytes read from this memory -system.physmem.bytes_read::total 124666476 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 486624 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 77504 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 203648 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 767776 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3747584 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1052224 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 85632 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 677504 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.dtb.walker 384 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 176960 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 1269180 # Number of bytes read from this memory +system.physmem.bytes_read::total 124661740 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 501472 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 85632 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 176960 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 764064 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3746368 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1495356 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 199456 # Number of bytes written to this memory -system.physmem.bytes_written::cpu2.data 1764136 # Number of bytes written to this memory -system.physmem.bytes_written::total 6763400 # Number of bytes written to this memory +system.physmem.bytes_written::cpu2.data 1321004 # Number of bytes written to this memory +system.physmem.bytes_written::total 6762184 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14352384 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 13806 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 109760 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 14038 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 111460 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1211 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 11300 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.dtb.walker 15 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 3182 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 20838 # Number of read requests responded to by this memory -system.physmem.num_reads::total 14512500 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 58556 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 263056 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu1.inst 1338 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 10586 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.dtb.walker 6 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 2765 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 19845 # Number of read requests responded to by this memory +system.physmem.num_reads::total 14512426 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 58537 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 373839 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 49864 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu2.data 441034 # Number of write requests responded to by this memory -system.physmem.num_writes::total 812510 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47815572 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::cpu2.data 330251 # Number of write requests responded to by this memory +system.physmem.num_writes::total 812491 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47814443 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 53 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 202651 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 2924461 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 208829 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 2969700 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 32276 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 301171 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.dtb.walker 400 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 84808 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 555007 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51916452 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 202651 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 32276 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 84808 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 319735 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1560654 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 438191 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 83062 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu2.data 734662 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2816569 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1560654 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47815572 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 35660 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 282135 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.dtb.walker 160 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 73692 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 528528 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51913254 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 208829 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 35660 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 73692 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 318181 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1560111 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 622715 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 83060 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu2.data 550110 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2815996 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1560111 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47814443 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 53 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 202651 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3362652 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 208829 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3592415 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 32276 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 384233 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.dtb.walker 400 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 84808 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1289668 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54733021 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 12619459 # Total number of read requests seen -system.physmem.writeReqs 508288 # Total number of write requests seen -system.physmem.cpureqs 56279 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 807645376 # Total number of bytes read from memory -system.physmem.bytesWritten 32530432 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 103001404 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 3076552 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 2357 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 788367 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 788540 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 788340 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 788430 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 788204 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 788361 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 788387 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 789073 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 789810 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 789739 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 789543 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 789483 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 788664 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 788174 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 788221 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 788123 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 30454 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 30491 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 30890 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 31526 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 31443 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 31484 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 31752 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 32161 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 32686 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 32676 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 32416 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 32334 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 31816 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 31518 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 32440 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 32201 # Track writes on a per bank basis +system.physmem.bw_total::cpu1.inst 35660 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 365195 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.dtb.walker 160 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 73692 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1078638 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54729250 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 12617453 # Total number of read requests seen +system.physmem.writeReqs 397526 # Total number of write requests seen +system.physmem.cpureqs 54288 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 807516992 # Total number of bytes read from memory +system.physmem.bytesWritten 25441664 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 102873020 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 2634764 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 1 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 2351 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 789108 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 788757 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 788840 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 789165 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 789011 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 788682 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 788876 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 788949 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 788591 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 787997 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 788008 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 788277 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 788205 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 788031 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 788257 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 788698 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 24964 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 24832 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 24781 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 25063 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 24852 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 25063 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 25253 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 25236 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 24651 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 24325 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 24263 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 24366 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 24934 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 24846 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 24965 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 25132 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 316906 # Number of times wr buffer was full causing retry -system.physmem.totGap 2400255112000 # Total gap between requests +system.physmem.numWrRetry 749984 # Number of times wr buffer was full causing retry +system.physmem.totGap 2400311882000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 15 # Categorize read packet sizes system.physmem.readPktSize::3 12582912 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 36532 # Categorize read packet sizes +system.physmem.readPktSize::6 34526 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 807804 # categorize write packet sizes +system.physmem.writePktSize::2 1130099 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 17390 # categorize write packet sizes +system.physmem.writePktSize::6 17411 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -151,26 +151,26 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 2357 # categorize neither packet sizes +system.physmem.neitherpktsize::6 2351 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 817349 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 792132 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 786840 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 815906 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2309875 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2310166 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 4565473 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 24979 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 24626 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 24603 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 24600 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 47884 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 24589 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 47866 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1286 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1284 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 815640 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 791627 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 797680 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2998199 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2260925 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2261235 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2249585 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 49266 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 49185 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 91366 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 133537 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 91353 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 6968 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 6962 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 6960 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 6958 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 6 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -187,60 +187,60 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3535 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3581 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3654 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3796 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3987 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4112 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4204 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4452 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 22104 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 22101 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 22095 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 22093 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 22091 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 22082 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 22076 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 22075 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 22071 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 22068 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 22063 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 22058 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 22054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 22052 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 18615 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 18566 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 18491 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 18346 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 18150 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 18019 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 17918 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 17821 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 17662 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 3037 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 3115 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3262 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3282 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3304 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3335 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3369 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3384 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 17292 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 17287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 17285 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 17280 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 17275 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 17269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 17264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 17259 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 17259 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 17254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 17247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 17243 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17239 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 14298 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 14254 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 14208 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 14055 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 14034 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 14010 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 13970 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 13934 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 13913 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 234677385926 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 297433333926 # Sum of mem lat for all requests -system.physmem.totBusLat 50477836000 # Total cycles spent in databus access -system.physmem.totBankLat 12278112000 # Total cycles spent in bank access -system.physmem.avgQLat 18596.47 # Average queueing delay per request -system.physmem.avgBankLat 972.95 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 23569.42 # Average memory access latency -system.physmem.avgRdBW 336.34 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 13.55 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 42.89 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 1.28 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.19 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.12 # Average read queue length over time +system.physmem.totQLat 277194471582 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 353012127832 # Sum of mem lat for all requests +system.physmem.totBusLat 63087260000 # Total cycles spent in databus access +system.physmem.totBankLat 12730396250 # Total cycles spent in bank access +system.physmem.avgQLat 21969.13 # Average queueing delay per request +system.physmem.avgBankLat 1008.95 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 27978.08 # Average memory access latency +system.physmem.avgRdBW 336.28 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 10.59 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 42.84 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 1.10 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 2.71 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.15 # Average read queue length over time system.physmem.avgWrQLen 0.39 # Average write queue length over time -system.physmem.readRowHits 12589970 # Number of row buffer hits during reads -system.physmem.writeRowHits 499207 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.77 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 98.21 # Row buffer hit rate for writes -system.physmem.avgGap 182838.31 # Average gap between requests +system.physmem.readRowHits 12562851 # Number of row buffer hits during reads +system.physmem.writeRowHits 391169 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.57 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 98.40 # Row buffer hit rate for writes +system.physmem.avgGap 184426.87 # Average gap between requests system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory @@ -253,277 +253,277 @@ system.realview.nvmem.bw_inst_read::cpu0.inst 8 system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 63336 # number of replacements -system.l2c.tagsinuse 50450.717856 # Cycle average of tags in use -system.l2c.total_refs 1763394 # Total number of references to valid blocks. -system.l2c.sampled_refs 128728 # Sample count of references to valid blocks. -system.l2c.avg_refs 13.698605 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2374386486500 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 36835.436413 # Average occupied blocks per requestor +system.l2c.replacements 63262 # number of replacements +system.l2c.tagsinuse 50352.279574 # Cycle average of tags in use +system.l2c.total_refs 1759649 # Total number of references to valid blocks. +system.l2c.sampled_refs 128652 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.677588 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2374416909500 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 36834.025606 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.dtb.walker 0.000018 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.itb.walker 0.000124 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4889.589414 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 3789.162794 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 5156.727312 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3775.205663 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu1.dtb.walker 0.993318 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 693.988921 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 773.305444 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.dtb.walker 12.782672 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.inst 1890.141167 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.data 1565.317572 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.562064 # Average percentage of cache occupancy +system.l2c.occ_blocks::cpu1.inst 795.394812 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 755.555046 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.dtb.walker 5.900240 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.inst 1436.095715 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.data 1592.381720 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.562043 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.074609 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.057818 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.078685 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.057605 # Average percentage of cache occupancy system.l2c.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.010589 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.011800 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.dtb.walker 0.000195 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.inst 0.028841 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.data 0.023885 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.769817 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 8682 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 3261 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 465917 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 189493 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 2536 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 1094 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 125655 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 58631 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.dtb.walker 31888 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.itb.walker 4603 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 288441 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 125210 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1305411 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 597807 # number of Writeback hits -system.l2c.Writeback_hits::total 597807 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 14 # number of UpgradeReq hits +system.l2c.occ_percent::cpu1.inst 0.012137 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.011529 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.dtb.walker 0.000090 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.inst 0.021913 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.data 0.024298 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.768315 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 8915 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3218 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 460985 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 169797 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 2555 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 1118 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 134527 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 65561 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.dtb.walker 28959 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.itb.walker 4314 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 283968 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 137931 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1301848 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 597795 # number of Writeback hits +system.l2c.Writeback_hits::total 597795 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 13 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 4 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 17 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 35 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu2.data 5 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 5 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 62176 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 18861 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 32633 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 113670 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 8682 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 3261 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 465917 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 251669 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 2536 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 1094 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 125655 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 77492 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.dtb.walker 31888 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.itb.walker 4603 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 288441 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 157843 # number of demand (read+write) hits -system.l2c.demand_hits::total 1419081 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 8682 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 3261 # number of overall hits -system.l2c.overall_hits::cpu0.inst 465917 # number of overall hits -system.l2c.overall_hits::cpu0.data 251669 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 2536 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 1094 # number of overall hits -system.l2c.overall_hits::cpu1.inst 125655 # number of overall hits -system.l2c.overall_hits::cpu1.data 77492 # number of overall hits -system.l2c.overall_hits::cpu2.dtb.walker 31888 # number of overall hits -system.l2c.overall_hits::cpu2.itb.walker 4603 # number of overall hits -system.l2c.overall_hits::cpu2.inst 288441 # number of overall hits -system.l2c.overall_hits::cpu2.data 157843 # number of overall hits -system.l2c.overall_hits::total 1419081 # number of overall hits +system.l2c.UpgradeReq_hits::cpu2.data 15 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 32 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu2.data 4 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 61039 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 19134 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 33458 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 113631 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 8915 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3218 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 460985 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 230836 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 2555 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 1118 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 134527 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 84695 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.dtb.walker 28959 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.itb.walker 4314 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 283968 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 171389 # number of demand (read+write) hits +system.l2c.demand_hits::total 1415479 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 8915 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3218 # number of overall hits +system.l2c.overall_hits::cpu0.inst 460985 # number of overall hits +system.l2c.overall_hits::cpu0.data 230836 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 2555 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 1118 # number of overall hits +system.l2c.overall_hits::cpu1.inst 134527 # number of overall hits +system.l2c.overall_hits::cpu1.data 84695 # number of overall hits +system.l2c.overall_hits::cpu2.dtb.walker 28959 # number of overall hits +system.l2c.overall_hits::cpu2.itb.walker 4314 # number of overall hits +system.l2c.overall_hits::cpu2.inst 283968 # number of overall hits +system.l2c.overall_hits::cpu2.data 171389 # number of overall hits +system.l2c.overall_hits::total 1415479 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7190 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6394 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7422 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6360 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1211 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1217 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.dtb.walker 15 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 3184 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 2540 # number of ReadReq misses -system.l2c.ReadReq_misses::total 21755 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1426 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 500 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 978 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2904 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu2.data 2 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 104120 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 10355 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 18899 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133374 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu1.inst 1338 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1211 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.dtb.walker 6 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 2765 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 2571 # number of ReadReq misses +system.l2c.ReadReq_misses::total 21677 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1420 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 501 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 985 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2906 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu2.data 1 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 105862 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 9648 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 17858 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133368 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7190 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 110514 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7422 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 112222 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1211 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 11572 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.dtb.walker 15 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 3184 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 21439 # number of demand (read+write) misses -system.l2c.demand_misses::total 155129 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 1338 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 10859 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.dtb.walker 6 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 2765 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 20429 # number of demand (read+write) misses +system.l2c.demand_misses::total 155045 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7190 # number of overall misses -system.l2c.overall_misses::cpu0.data 110514 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7422 # number of overall misses +system.l2c.overall_misses::cpu0.data 112222 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1211 # number of overall misses -system.l2c.overall_misses::cpu1.data 11572 # number of overall misses -system.l2c.overall_misses::cpu2.dtb.walker 15 # number of overall misses -system.l2c.overall_misses::cpu2.inst 3184 # number of overall misses -system.l2c.overall_misses::cpu2.data 21439 # number of overall misses -system.l2c.overall_misses::total 155129 # number of overall misses +system.l2c.overall_misses::cpu1.inst 1338 # number of overall misses +system.l2c.overall_misses::cpu1.data 10859 # number of overall misses +system.l2c.overall_misses::cpu2.dtb.walker 6 # number of overall misses +system.l2c.overall_misses::cpu2.inst 2765 # number of overall misses +system.l2c.overall_misses::cpu2.data 20429 # number of overall misses +system.l2c.overall_misses::total 155045 # number of overall misses system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 69000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 63123000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 67640500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 1041500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 185369000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 147930500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 465173500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 69000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 92000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 161000 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 459040000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1013895000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 1472935000 # number of ReadExReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 74977000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 69909500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 412500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 180415500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 156598499 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 482381999 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 92000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 113500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 205500 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 432219000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 946210000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 1378429000 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu1.dtb.walker 69000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 63123000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 526680500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.dtb.walker 1041500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 185369000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 1161825500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 1938108500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 74977000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 502128500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.dtb.walker 412500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 180415500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 1102808499 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 1860810999 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu1.dtb.walker 69000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 63123000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 526680500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.dtb.walker 1041500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 185369000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 1161825500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 1938108500 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 8683 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 3263 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 473107 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 195887 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 2537 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 1094 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 126866 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 59848 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.dtb.walker 31903 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.itb.walker 4603 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 291625 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 127750 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1327166 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 597807 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 597807 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1440 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 504 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 995 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2939 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu2.data 7 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 166296 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 29216 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 51532 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247044 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 8683 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 3263 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 473107 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 362183 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 2537 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 1094 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 126866 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 89064 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.dtb.walker 31903 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.itb.walker 4603 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 291625 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 179282 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1574210 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 8683 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 3263 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 473107 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 362183 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 2537 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 1094 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 126866 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 89064 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.dtb.walker 31903 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.itb.walker 4603 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 291625 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 179282 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1574210 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000613 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015197 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.032641 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.009546 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.020335 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000470 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.010918 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.019883 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016392 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990278 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.992063 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.982915 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.988091 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.285714 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.285714 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.626112 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.354429 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.366743 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.539880 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000613 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015197 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.305133 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.009546 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.129929 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000470 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.010918 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.119583 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.098544 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000115 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000613 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015197 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.305133 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.009546 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.129929 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000470 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.010918 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.119583 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.098544 # miss rate for overall accesses +system.l2c.overall_miss_latency::cpu1.inst 74977000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 502128500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.dtb.walker 412500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 180415500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 1102808499 # number of overall miss cycles +system.l2c.overall_miss_latency::total 1860810999 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 8916 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3220 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 468407 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 176157 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 2556 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 1118 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 135865 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 66772 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.dtb.walker 28965 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.itb.walker 4314 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 286733 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 140502 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1323525 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 597795 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 597795 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1433 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 505 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 1000 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2938 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu2.data 5 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 5 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 166901 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 28782 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 51316 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246999 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 8916 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3220 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 468407 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 343058 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 2556 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 1118 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 135865 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 95554 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.dtb.walker 28965 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.itb.walker 4314 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 286733 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 191818 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1570524 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 8916 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3220 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 468407 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 343058 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 2556 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 1118 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 135865 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 95554 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.dtb.walker 28965 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.itb.walker 4314 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 286733 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 191818 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1570524 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000112 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000621 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015845 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.036104 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000391 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009848 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.018136 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000207 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.009643 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.018299 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016378 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990928 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.992079 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.985000 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.989108 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.200000 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.200000 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.634280 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.335210 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.348001 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.539954 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000112 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000621 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015845 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.327123 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000391 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009848 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.113643 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000207 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.009643 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.106502 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.098722 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000112 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000621 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015845 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.327123 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000391 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009848 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.113643 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000207 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.009643 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.106502 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.098722 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 69000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52124.690339 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 55579.704191 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 69433.333333 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 58218.907035 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 58240.354331 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 21382.371869 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 138 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 94.069530 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 55.440771 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 44330.275229 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 53648.076618 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 11043.644189 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 56036.621824 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 57728.736581 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 68750 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 65249.728752 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 60909.567872 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 22253.171518 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 183.632735 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 115.228426 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 70.715760 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 44798.818408 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52985.216710 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 10335.530262 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 69000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 52124.690339 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 45513.351193 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 69433.333333 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 58218.907035 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 54192.149820 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 12493.527967 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 56036.621824 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 46240.768027 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 68750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 65249.728752 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 53982.500318 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 12001.747873 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 69000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 52124.690339 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 45513.351193 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 69433.333333 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 58218.907035 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 54192.149820 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 12493.527967 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 56036.621824 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 46240.768027 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 68750 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 65249.728752 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 53982.500318 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 12001.747873 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -532,142 +532,139 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 58556 # number of writebacks -system.l2c.writebacks::total 58556 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu2.inst 2 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu2.data 11 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 13 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu2.inst 2 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu2.data 11 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 13 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu2.inst 2 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu2.data 11 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 13 # number of overall MSHR hits +system.l2c.writebacks::writebacks 58537 # number of writebacks +system.l2c.writebacks::total 58537 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu2.data 8 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 8 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu2.data 8 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu2.data 8 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 8 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1211 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1217 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 15 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 3182 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 2529 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 8155 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 500 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 978 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 1478 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 2 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 10355 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 18899 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 29254 # number of ReadExReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 1338 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1211 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 6 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 2765 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 2563 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 7884 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 501 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 985 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 1486 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 1 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 9648 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 17858 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 27506 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1211 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 11572 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.dtb.walker 15 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 3182 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 21428 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 37409 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 1338 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 10859 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.dtb.walker 6 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 2765 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 20421 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 35390 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1211 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 11572 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.dtb.walker 15 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 3182 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 21428 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 37409 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 56002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 47755394 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 52091914 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 849528 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 145023955 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 115293698 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 361070491 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5052469 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 9788977 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 14841446 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 20002 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 326338340 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 777736991 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1104075331 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 56002 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 47755394 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 378430254 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 849528 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 145023955 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 893030689 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 1465145822 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 56002 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 47755394 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 378430254 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 849528 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 145023955 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 893030689 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 1465145822 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25275455000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26580183526 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 51855638526 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 651827364 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 7180784034 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 7832611398 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25927282364 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 33760967560 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 59688249924 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009546 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.020335 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000470 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.010911 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.019796 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.006145 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.992063 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.982915 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.502892 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.285714 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.354429 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.366743 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.118416 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009546 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.129929 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000470 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.010911 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.119521 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.023764 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009546 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.129929 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000470 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.010911 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.119521 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.023764 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 39434.677126 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42803.544782 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 56635.200000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 45576.352923 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 45588.650850 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 44275.964562 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10104.938000 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10009.178937 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10041.573748 # average UpgradeReq mshr miss latency +system.l2c.overall_mshr_misses::cpu1.inst 1338 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 10859 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.dtb.walker 6 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 2765 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 20421 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 35390 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 56252 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 58196898 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 54789148 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 337512 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 145949840 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 124327253 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 383656903 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5062472 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 9850985 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 14913457 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 312092166 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 723390596 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1035482762 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 56252 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 58196898 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 366881314 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 337512 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 145949840 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 847717849 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 1419139665 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 56252 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 58196898 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 366881314 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 337512 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 145949840 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 847717849 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 1419139665 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25146563500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26567091024 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 51713654524 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 647324364 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 9537940251 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 10185264615 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25793887864 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 36105031275 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 61898919139 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000391 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009848 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.018136 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000207 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.009643 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018242 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.005957 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.992079 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.985000 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.505786 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.200000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.200000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.335210 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.348001 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.111361 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000391 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009848 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.113643 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000207 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.009643 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.106460 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.022534 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000391 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009848 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.113643 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000207 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.009643 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.106460 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.022534 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 43495.439462 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 45242.896780 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 56252 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 52784.752260 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 48508.487320 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 48662.722349 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10104.734531 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10035.973755 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 31515.049734 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 41152.282713 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 37741.003999 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 39434.677126 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 32702.234186 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 56635.200000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 45576.352923 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 41675.876843 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 39165.597102 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56002 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 39434.677126 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 32702.234186 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 56635.200000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 45576.352923 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 41675.876843 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 39165.597102 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 32347.861318 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40507.928995 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 37645.705010 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 43495.439462 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33785.920803 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 56252 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 52784.752260 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 41512.063513 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40100.018791 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56252 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 43495.439462 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33785.920803 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 56252 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 52784.752260 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 41512.063513 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40100.018791 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -686,436 +683,436 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7853690 # DTB read hits -system.cpu0.dtb.read_misses 6243 # DTB read misses -system.cpu0.dtb.write_hits 6487171 # DTB write hits -system.cpu0.dtb.write_misses 1921 # DTB write misses +system.cpu0.dtb.read_hits 8069329 # DTB read hits +system.cpu0.dtb.read_misses 6237 # DTB read misses +system.cpu0.dtb.write_hits 6635324 # DTB write hits +system.cpu0.dtb.write_misses 2059 # DTB write misses system.cpu0.dtb.flush_tlb 279 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 688 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_mva_asid 709 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 5670 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_entries 5724 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 114 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 124 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 213 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 7859933 # DTB read accesses -system.cpu0.dtb.write_accesses 6489092 # DTB write accesses +system.cpu0.dtb.perms_faults 219 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 8075566 # DTB read accesses +system.cpu0.dtb.write_accesses 6637383 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14340861 # DTB hits -system.cpu0.dtb.misses 8164 # DTB misses -system.cpu0.dtb.accesses 14349025 # DTB accesses -system.cpu0.itb.inst_hits 31512097 # ITB inst hits -system.cpu0.itb.inst_misses 3518 # ITB inst misses +system.cpu0.dtb.hits 14704653 # DTB hits +system.cpu0.dtb.misses 8296 # DTB misses +system.cpu0.dtb.accesses 14712949 # DTB accesses +system.cpu0.itb.inst_hits 32681523 # ITB inst hits +system.cpu0.itb.inst_misses 3486 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 279 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 688 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_mva_asid 709 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2622 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 2595 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 31515615 # ITB inst accesses -system.cpu0.itb.hits 31512097 # DTB hits -system.cpu0.itb.misses 3518 # DTB misses -system.cpu0.itb.accesses 31515615 # DTB accesses -system.cpu0.numCycles 112564012 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 32685009 # ITB inst accesses +system.cpu0.itb.hits 32681523 # DTB hits +system.cpu0.itb.misses 3486 # DTB misses +system.cpu0.itb.accesses 32685009 # DTB accesses +system.cpu0.numCycles 114009309 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 31022111 # Number of instructions committed -system.cpu0.committedOps 41078367 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 36251649 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 5105 # Number of float alu accesses -system.cpu0.num_func_calls 1198861 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4217068 # number of instructions that are conditional controls -system.cpu0.num_int_insts 36251649 # number of integer instructions -system.cpu0.num_fp_insts 5105 # number of float instructions -system.cpu0.num_int_register_reads 184966774 # number of times the integer registers were read -system.cpu0.num_int_register_writes 38342244 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 3615 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 1492 # number of times the floating registers were written -system.cpu0.num_mem_refs 15003639 # number of memory refs -system.cpu0.num_load_insts 8220534 # Number of load instructions -system.cpu0.num_store_insts 6783105 # Number of store instructions -system.cpu0.num_idle_cycles 13359160341.338484 # Number of idle cycles -system.cpu0.num_busy_cycles -13246596329.338484 # Number of busy cycles -system.cpu0.not_idle_fraction -117.680563 # Percentage of non-idle cycles -system.cpu0.idle_fraction 118.680563 # Percentage of idle cycles +system.cpu0.committedInsts 32183346 # Number of instructions committed +system.cpu0.committedOps 42389974 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 37541413 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 5201 # Number of float alu accesses +system.cpu0.num_func_calls 1186772 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4235639 # number of instructions that are conditional controls +system.cpu0.num_int_insts 37541413 # number of integer instructions +system.cpu0.num_fp_insts 5201 # number of float instructions +system.cpu0.num_int_register_reads 191262498 # number of times the integer registers were read +system.cpu0.num_int_register_writes 39620034 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 3719 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 1484 # number of times the floating registers were written +system.cpu0.num_mem_refs 15366811 # number of memory refs +system.cpu0.num_load_insts 8436504 # Number of load instructions +system.cpu0.num_store_insts 6930307 # Number of store instructions +system.cpu0.num_idle_cycles 13418269361.007845 # Number of idle cycles +system.cpu0.num_busy_cycles -13304260052.007845 # Number of busy cycles +system.cpu0.not_idle_fraction -116.694507 # Percentage of non-idle cycles +system.cpu0.idle_fraction 117.694507 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 82893 # number of quiesce instructions executed -system.cpu0.icache.replacements 892592 # number of replacements -system.cpu0.icache.tagsinuse 511.602515 # Cycle average of tags in use -system.cpu0.icache.total_refs 43093947 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 893104 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 48.251880 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 8108198000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 496.911233 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 7.172611 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu2.inst 7.518672 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.970530 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.014009 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu2.inst 0.014685 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.999224 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 31040977 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 8399762 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 3653208 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 43093947 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 31040977 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 8399762 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 3653208 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 43093947 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 31040977 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 8399762 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 3653208 # number of overall hits -system.cpu0.icache.overall_hits::total 43093947 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 473826 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 127142 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 316554 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 917522 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 473826 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 127142 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 316554 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 917522 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 473826 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 127142 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 316554 # number of overall misses -system.cpu0.icache.overall_misses::total 917522 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1706895500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4221661989 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5928557489 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1706895500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4221661989 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5928557489 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1706895500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4221661989 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5928557489 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 31514803 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 8526904 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 3969762 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 44011469 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 31514803 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 8526904 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 3969762 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 44011469 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 31514803 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 8526904 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 3969762 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 44011469 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015035 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014911 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.079741 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.020847 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015035 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014911 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.079741 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.020847 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015035 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014911 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.079741 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.020847 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13425.111293 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13336.309094 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6461.488105 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13425.111293 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13336.309094 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6461.488105 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13425.111293 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13336.309094 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6461.488105 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3186 # number of cycles access was blocked +system.cpu0.kern.inst.quiesce 82896 # number of quiesce instructions executed +system.cpu0.icache.replacements 892035 # number of replacements +system.cpu0.icache.tagsinuse 511.603883 # Cycle average of tags in use +system.cpu0.icache.total_refs 44343596 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 892547 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 49.682085 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 8110895000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 479.105953 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 18.181823 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu2.inst 14.316107 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.935754 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.035511 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu2.inst 0.027961 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.999226 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 32215079 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 8406427 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 3722090 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 44343596 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 32215079 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 8406427 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 3722090 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 44343596 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 32215079 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 8406427 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 3722090 # number of overall hits +system.cpu0.icache.overall_hits::total 44343596 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 469123 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 136142 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 311123 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 916388 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 469123 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 136142 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 311123 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 916388 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 469123 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 136142 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 311123 # number of overall misses +system.cpu0.icache.overall_misses::total 916388 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1835025000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4152863490 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 5987888490 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1835025000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4152863490 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 5987888490 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1835025000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4152863490 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 5987888490 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 32684202 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 8542569 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 4033213 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 45259984 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 32684202 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 8542569 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 4033213 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 45259984 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 32684202 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 8542569 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 4033213 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 45259984 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014353 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015937 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.077140 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.020247 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014353 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015937 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.077140 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.020247 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014353 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015937 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.077140 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.020247 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13478.757474 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13347.979706 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6534.228395 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13478.757474 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13347.979706 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6534.228395 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13478.757474 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13347.979706 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6534.228395 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 3311 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 203 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 199 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.694581 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 16.638191 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 24400 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 24400 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 24400 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 24400 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 24400 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 24400 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 127142 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 292154 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 419296 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 127142 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 292154 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 419296 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 127142 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 292154 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 419296 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1452611500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3441945989 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4894557489 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1452611500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3441945989 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4894557489 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1452611500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3441945989 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4894557489 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014911 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.073595 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009527 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014911 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.073595 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.009527 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014911 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.073595 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.009527 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11425.111293 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11781.272853 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11673.274939 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11425.111293 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11781.272853 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11673.274939 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11425.111293 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11781.272853 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11673.274939 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 23827 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 23827 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 23827 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 23827 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 23827 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 23827 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 136142 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 287296 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 423438 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 136142 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 287296 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 423438 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 136142 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 287296 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 423438 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1562741000 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3387046990 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4949787990 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1562741000 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3387046990 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4949787990 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1562741000 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3387046990 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4949787990 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015937 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.071233 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009356 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015937 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.071233 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.009356 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015937 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.071233 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.009356 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11478.757474 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11789.398356 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11689.522409 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11478.757474 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11789.398356 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11689.522409 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11478.757474 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11789.398356 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11689.522409 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 630017 # number of replacements +system.cpu0.dcache.replacements 629918 # number of replacements system.cpu0.dcache.tagsinuse 511.997116 # Cycle average of tags in use -system.cpu0.dcache.total_refs 23260459 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 630529 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 36.890387 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 23229670 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 630430 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 36.847342 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 21763000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 497.365080 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 8.139667 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu2.data 6.492369 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.971416 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.015898 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu2.data 0.012680 # Average percentage of cache occupancy +system.cpu0.dcache.occ_blocks::cpu0.data 495.731477 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 9.808064 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu2.data 6.457575 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.968226 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.019156 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu2.data 0.012612 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999994 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6715363 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1862593 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 4768116 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13346072 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 5918280 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 1362335 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 2145174 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9425789 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131141 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 32944 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 74119 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 238204 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137686 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 34552 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 75151 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247389 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 12633643 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 3224928 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 6913290 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 22771861 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 12633643 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 3224928 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 6913290 # number of overall hits -system.cpu0.dcache.overall_hits::total 22771861 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 189342 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 58240 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 256014 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 503596 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 167736 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 29720 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 593106 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 790562 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6545 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1608 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3821 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11974 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu2.data 7 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 357078 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 87960 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 849120 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1294158 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 357078 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 87960 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 849120 # number of overall misses -system.cpu0.dcache.overall_misses::total 1294158 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 815877500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 3620904500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 4436782000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 748178500 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18896011913 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 19644190413 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 21031500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 51388500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 72420000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 115000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 115000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 1564056000 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 22516916413 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 24080972413 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 1564056000 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 22516916413 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 24080972413 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6904705 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1920833 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 5024130 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13849668 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 6086016 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 1392055 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 2738280 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10216351 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 137686 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 34552 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77940 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 250178 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 137686 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 34552 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 75158 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247396 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12990721 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 3312888 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 7762410 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24066019 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12990721 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 3312888 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 7762410 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24066019 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027422 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.030320 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.050957 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.036362 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027561 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021350 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.216598 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.077382 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.047536 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.046539 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.049025 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047862 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000093 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000028 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027487 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.026551 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.109389 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.053775 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.027487 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.026551 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.109389 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.053775 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14008.885646 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14143.384737 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 8810.201034 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 25174.242934 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 31859.417900 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 24848.386860 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13079.291045 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13448.966239 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6048.104226 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16428.571429 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16428.571429 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 17781.446112 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 26517.943769 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 18607.443923 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17781.446112 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 26517.943769 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 18607.443923 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 6254 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 1492 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 649 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 40 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.636364 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 37.300000 # average number of cycles each access was blocked +system.cpu0.dcache.ReadReq_hits::cpu0.data 6949961 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1913340 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 4445734 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13309035 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 5955328 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 1354459 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 2121705 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9431492 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 130986 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 34187 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73575 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 238748 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137363 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 35914 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 74119 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247396 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 12905289 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 3267799 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 6567439 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 22740527 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 12905289 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 3267799 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 6567439 # number of overall hits +system.cpu0.dcache.overall_hits::total 22740527 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 169780 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 65045 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 280934 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 515759 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 168334 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 29287 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 587324 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 784945 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6377 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1727 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3901 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 12005 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu2.data 5 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 5 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 338114 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 94332 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 868258 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1300704 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 338114 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 94332 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 868258 # number of overall misses +system.cpu0.dcache.overall_misses::total 1300704 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 907672500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 4047585000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 4955257500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 722890500 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 17770037899 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 18492928399 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 22607500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 52022500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 74630000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 77000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 77000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 1630563000 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 21817622899 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 23448185899 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 1630563000 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 21817622899 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 23448185899 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7119741 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1978385 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 4726668 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13824794 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 6123662 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 1383746 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 2709029 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10216437 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 137363 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 35914 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 77476 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 250753 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 137363 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 35914 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 74124 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247401 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13243403 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 3362131 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 7435697 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24041231 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13243403 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 3362131 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 7435697 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24041231 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.023846 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.032878 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.059436 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.037307 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027489 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021165 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.216802 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.076832 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046424 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.048087 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.050351 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047876 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000067 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000020 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.025531 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028057 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.116769 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.054103 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.025531 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028057 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.116769 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.054103 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13954.531478 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14407.601074 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 9607.699526 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 24682.982211 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30255.936926 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 23559.521239 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13090.619572 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13335.683158 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6216.576426 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15400 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15400 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 17285.364457 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 25128.041318 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 18027.303598 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17285.364457 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 25128.041318 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 18027.303598 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 9913 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 3463 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 1094 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 45 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.061243 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 76.955556 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 597807 # number of writebacks -system.cpu0.dcache.writebacks::total 597807 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 131637 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 131637 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 540605 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 540605 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 422 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 422 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 672242 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 672242 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 672242 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 672242 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 58240 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 124377 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 182617 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 29720 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 52501 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 82221 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1608 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3399 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5007 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 7 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 87960 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 176878 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 264838 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 87960 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 176878 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 264838 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 699397500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1604351000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2303748500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 688738500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1452391492 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2141129992 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 17815500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 39577500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 57393000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 101000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 101000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1388136000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3056742492 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 4444878492 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1388136000 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3056742492 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 4444878492 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27612956500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 29018137000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 56631093500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1285303000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 12932223922 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 14217526922 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28898259500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 41950360922 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 70848620422 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.030320 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.024756 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.013186 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021350 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019173 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008048 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.046539 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.043610 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020014 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000093 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000028 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.026551 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.022786 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.011005 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.026551 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.022786 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.011005 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12008.885646 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12899.097100 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12615.191904 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 23174.242934 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 27664.072913 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26041.157271 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11079.291045 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11643.865843 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11462.552427 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14428.571429 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14428.571429 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 15781.446112 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 17281.643234 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16783.386417 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 15781.446112 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 17281.643234 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16783.386417 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 597795 # number of writebacks +system.cpu0.dcache.writebacks::total 597795 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 143860 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 143860 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 535045 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 535045 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 436 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 436 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 678905 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 678905 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 678905 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 678905 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 65045 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 137074 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 202119 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 29287 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 52279 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 81566 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1727 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3465 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5192 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 5 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 5 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 94332 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 189353 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 283685 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 94332 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 189353 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 283685 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 777582500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1781362000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2558944500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 664316500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1392170991 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2056487491 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19153500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 40164500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 59318000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 67000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 67000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1441899000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3173532991 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 4615431991 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1441899000 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3173532991 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 4615431991 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27472084500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 29005064000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 56477148500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1280597500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 13851108534 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 15131706034 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28752682000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 42856172534 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 71608854534 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.032878 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.029000 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014620 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021165 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019298 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007984 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048087 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.044724 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020706 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000067 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000020 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028057 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.025465 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.011800 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028057 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.025465 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.011800 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11954.531478 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12995.622802 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12660.583617 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22682.982211 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26629.640793 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25212.557818 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11090.619572 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11591.486291 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11424.884438 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13400 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13400 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 15285.364457 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 16759.877007 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16269.566565 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 15285.364457 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16759.877007 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16269.566565 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1128,388 +1125,388 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 2135190 # DTB read hits -system.cpu1.dtb.read_misses 2107 # DTB read misses -system.cpu1.dtb.write_hits 1477401 # DTB write hits -system.cpu1.dtb.write_misses 382 # DTB write misses +system.cpu1.dtb.read_hits 2193182 # DTB read hits +system.cpu1.dtb.read_misses 2113 # DTB read misses +system.cpu1.dtb.write_hits 1470431 # DTB write hits +system.cpu1.dtb.write_misses 386 # DTB write misses system.cpu1.dtb.flush_tlb 277 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 240 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_mva_asid 231 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 11 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1694 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_entries 1737 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 40 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 39 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 79 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 2137297 # DTB read accesses -system.cpu1.dtb.write_accesses 1477783 # DTB write accesses +system.cpu1.dtb.perms_faults 73 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 2195295 # DTB read accesses +system.cpu1.dtb.write_accesses 1470817 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 3612591 # DTB hits -system.cpu1.dtb.misses 2489 # DTB misses -system.cpu1.dtb.accesses 3615080 # DTB accesses -system.cpu1.itb.inst_hits 8526904 # ITB inst hits -system.cpu1.itb.inst_misses 1128 # ITB inst misses +system.cpu1.dtb.hits 3663613 # DTB hits +system.cpu1.dtb.misses 2499 # DTB misses +system.cpu1.dtb.accesses 3666112 # DTB accesses +system.cpu1.itb.inst_hits 8542569 # ITB inst hits +system.cpu1.itb.inst_misses 1142 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses system.cpu1.itb.flush_tlb 277 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 240 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_mva_asid 231 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 11 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 827 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 843 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 8528032 # ITB inst accesses -system.cpu1.itb.hits 8526904 # DTB hits -system.cpu1.itb.misses 1128 # DTB misses -system.cpu1.itb.accesses 8528032 # DTB accesses -system.cpu1.numCycles 573624739 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 8543711 # ITB inst accesses +system.cpu1.itb.hits 8542569 # DTB hits +system.cpu1.itb.misses 1142 # DTB misses +system.cpu1.itb.accesses 8543711 # DTB accesses +system.cpu1.numCycles 574622770 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 8322298 # Number of instructions committed -system.cpu1.committedOps 10507258 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 9429869 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 2062 # Number of float alu accesses -system.cpu1.num_func_calls 301953 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1117858 # number of instructions that are conditional controls -system.cpu1.num_int_insts 9429869 # number of integer instructions -system.cpu1.num_fp_insts 2062 # number of float instructions -system.cpu1.num_int_register_reads 54131389 # number of times the integer registers were read -system.cpu1.num_int_register_writes 10251114 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 1613 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 450 # number of times the floating registers were written -system.cpu1.num_mem_refs 3780360 # number of memory refs -system.cpu1.num_load_insts 2226594 # Number of load instructions -system.cpu1.num_store_insts 1553766 # Number of store instructions -system.cpu1.num_idle_cycles -28509606.904042 # Number of idle cycles -system.cpu1.num_busy_cycles 602134345.904042 # Number of busy cycles -system.cpu1.not_idle_fraction 1.049701 # Percentage of non-idle cycles -system.cpu1.idle_fraction -0.049701 # Percentage of idle cycles +system.cpu1.committedInsts 8323313 # Number of instructions committed +system.cpu1.committedOps 10568521 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 9455667 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 2078 # Number of float alu accesses +system.cpu1.num_func_calls 319891 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1162179 # number of instructions that are conditional controls +system.cpu1.num_int_insts 9455667 # number of integer instructions +system.cpu1.num_fp_insts 2078 # number of float instructions +system.cpu1.num_int_register_reads 54536858 # number of times the integer registers were read +system.cpu1.num_int_register_writes 10267786 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 1565 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 514 # number of times the floating registers were written +system.cpu1.num_mem_refs 3838385 # number of memory refs +system.cpu1.num_load_insts 2289184 # Number of load instructions +system.cpu1.num_store_insts 1549201 # Number of store instructions +system.cpu1.num_idle_cycles 539990839.742371 # Number of idle cycles +system.cpu1.num_busy_cycles 34631930.257629 # Number of busy cycles +system.cpu1.not_idle_fraction 0.060269 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.939731 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu2.branchPred.lookups 4714679 # Number of BP lookups -system.cpu2.branchPred.condPredicted 3830081 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 228509 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 3129435 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 2502665 # Number of BTB hits +system.cpu2.branchPred.lookups 4693263 # Number of BP lookups +system.cpu2.branchPred.condPredicted 3812182 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 221977 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 3118720 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 2512857 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 79.971784 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 416919 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 22256 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 80.573344 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 412180 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 21663 # Number of incorrect RAS predictions. system.cpu2.dtb.inst_hits 0 # ITB inst hits system.cpu2.dtb.inst_misses 0 # ITB inst misses -system.cpu2.dtb.read_hits 11094758 # DTB read hits -system.cpu2.dtb.read_misses 26972 # DTB read misses -system.cpu2.dtb.write_hits 3400244 # DTB write hits -system.cpu2.dtb.write_misses 7099 # DTB write misses +system.cpu2.dtb.read_hits 10844301 # DTB read hits +system.cpu2.dtb.read_misses 26001 # DTB read misses +system.cpu2.dtb.write_hits 3253591 # DTB write hits +system.cpu2.dtb.write_misses 6154 # DTB write misses system.cpu2.dtb.flush_tlb 276 # Number of times complete TLB was flushed system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.dtb.flush_tlb_mva_asid 511 # Number of times TLB was flushed by MVA & ASID +system.cpu2.dtb.flush_tlb_mva_asid 499 # Number of times TLB was flushed by MVA & ASID system.cpu2.dtb.flush_tlb_asid 22 # Number of times TLB was flushed by ASID -system.cpu2.dtb.flush_entries 3080 # Number of entries that have been flushed from TLB -system.cpu2.dtb.align_faults 792 # Number of TLB faults due to alignment restrictions -system.cpu2.dtb.prefetch_faults 201 # Number of TLB faults due to prefetch +system.cpu2.dtb.flush_entries 3046 # Number of entries that have been flushed from TLB +system.cpu2.dtb.align_faults 667 # Number of TLB faults due to alignment restrictions +system.cpu2.dtb.prefetch_faults 184 # Number of TLB faults due to prefetch system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.dtb.perms_faults 424 # Number of TLB faults due to permissions restrictions -system.cpu2.dtb.read_accesses 11121730 # DTB read accesses -system.cpu2.dtb.write_accesses 3407343 # DTB write accesses +system.cpu2.dtb.perms_faults 434 # Number of TLB faults due to permissions restrictions +system.cpu2.dtb.read_accesses 10870302 # DTB read accesses +system.cpu2.dtb.write_accesses 3259745 # DTB write accesses system.cpu2.dtb.inst_accesses 0 # ITB inst accesses -system.cpu2.dtb.hits 14495002 # DTB hits -system.cpu2.dtb.misses 34071 # DTB misses -system.cpu2.dtb.accesses 14529073 # DTB accesses -system.cpu2.itb.inst_hits 3971406 # ITB inst hits -system.cpu2.itb.inst_misses 4850 # ITB inst misses +system.cpu2.dtb.hits 14097892 # DTB hits +system.cpu2.dtb.misses 32155 # DTB misses +system.cpu2.dtb.accesses 14130047 # DTB accesses +system.cpu2.itb.inst_hits 4034633 # ITB inst hits +system.cpu2.itb.inst_misses 4571 # ITB inst misses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.write_hits 0 # DTB write hits system.cpu2.itb.write_misses 0 # DTB write misses system.cpu2.itb.flush_tlb 276 # Number of times complete TLB was flushed system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.itb.flush_tlb_mva_asid 511 # Number of times TLB was flushed by MVA & ASID +system.cpu2.itb.flush_tlb_mva_asid 499 # Number of times TLB was flushed by MVA & ASID system.cpu2.itb.flush_tlb_asid 22 # Number of times TLB was flushed by ASID -system.cpu2.itb.flush_entries 1791 # Number of entries that have been flushed from TLB +system.cpu2.itb.flush_entries 1620 # Number of entries that have been flushed from TLB system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.itb.perms_faults 1033 # Number of TLB faults due to permissions restrictions +system.cpu2.itb.perms_faults 986 # Number of TLB faults due to permissions restrictions system.cpu2.itb.read_accesses 0 # DTB read accesses system.cpu2.itb.write_accesses 0 # DTB write accesses -system.cpu2.itb.inst_accesses 3976256 # ITB inst accesses -system.cpu2.itb.hits 3971406 # DTB hits -system.cpu2.itb.misses 4850 # DTB misses -system.cpu2.itb.accesses 3976256 # DTB accesses -system.cpu2.numCycles 88220053 # number of cpu cycles simulated +system.cpu2.itb.inst_accesses 4039204 # ITB inst accesses +system.cpu2.itb.hits 4034633 # DTB hits +system.cpu2.itb.misses 4571 # DTB misses +system.cpu2.itb.accesses 4039204 # DTB accesses +system.cpu2.numCycles 88320298 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 9444272 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 32171210 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 4714679 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 2919584 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 6810047 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 1714054 # Number of cycles fetch has spent squashing -system.cpu2.fetch.TlbCycles 54378 # Number of cycles fetch has spent waiting for tlb -system.cpu2.fetch.BlockedCycles 19370743 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 384 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 766 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 36586 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 56559 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 314 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 3969766 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 243007 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.ItlbSquashes 2358 # Number of outstanding ITLB misses that were squashed -system.cpu2.fetch.rateDist::samples 36954315 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.048838 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.435241 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 9410725 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 32093241 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 4693263 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 2925037 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 6776745 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 1793565 # Number of cycles fetch has spent squashing +system.cpu2.fetch.TlbCycles 51693 # Number of cycles fetch has spent waiting for tlb +system.cpu2.fetch.BlockedCycles 19502883 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 204 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 972 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 35787 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 57273 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 283 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 4033217 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 303741 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.ItlbSquashes 2092 # Number of outstanding ITLB misses that were squashed +system.cpu2.fetch.rateDist::samples 37067906 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.039760 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.425875 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 30149445 81.59% 81.59% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 388045 1.05% 82.64% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 515673 1.40% 84.03% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 809442 2.19% 86.22% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 613859 1.66% 87.88% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 342479 0.93% 88.81% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1057115 2.86% 91.67% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 225211 0.61% 92.28% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 2853046 7.72% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 30296325 81.73% 81.73% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 382563 1.03% 82.76% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 507321 1.37% 84.13% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 805393 2.17% 86.31% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 652342 1.76% 88.07% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 346651 0.94% 89.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 996850 2.69% 91.69% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 239087 0.64% 92.33% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 2841374 7.67% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 36954315 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.053442 # Number of branch fetches per cycle -system.cpu2.fetch.rate 0.364670 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 9982984 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 19336478 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 6240183 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 267118 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 1126648 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 608561 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 54769 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 36760882 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 185685 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 1126648 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 10483708 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 6549966 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 11350548 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 5986699 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1455863 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 35043442 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 2820 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 275900 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 915207 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.FullRegisterEvents 16681 # Number of times there has been no free registers -system.cpu2.rename.RenamedOperands 37480121 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 160397903 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 160370485 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 27418 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 27101892 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 10378228 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 234776 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 210973 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3167835 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 6643625 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 3930476 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 536055 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 848060 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 32398169 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 511180 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 35261741 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 57711 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 6815727 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 17611211 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 150093 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 36954315 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 0.954198 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.610437 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 37067906 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.053139 # Number of branch fetches per cycle +system.cpu2.fetch.rate 0.363373 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 10025306 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 19435128 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 6133360 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 293839 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 1179201 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 610191 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 53369 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 36416807 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 180085 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 1179201 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 10595473 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 6672537 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 11193536 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 5837719 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1588398 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 34213134 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 2954 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 427229 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 898663 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.FullRegisterEvents 11044 # Number of times there has been no free registers +system.cpu2.rename.RenamedOperands 36672264 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 156364458 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 156337893 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 26565 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 25643428 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 11028835 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 232388 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 208734 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3368643 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 6480999 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 3820565 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 539245 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 769553 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 31495381 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 514788 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 34101978 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 55239 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 7293710 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 19517466 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 157489 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 37067906 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 0.919987 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.574944 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 24234818 65.58% 65.58% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3845219 10.41% 75.99% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 2339985 6.33% 82.32% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 2011458 5.44% 87.76% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 2820235 7.63% 95.39% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1010729 2.74% 98.13% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 509292 1.38% 99.51% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 148791 0.40% 99.91% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 33788 0.09% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 24513061 66.13% 66.13% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3940276 10.63% 76.76% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 2351629 6.34% 83.10% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 1969211 5.31% 88.42% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 2763009 7.45% 95.87% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 888704 2.40% 98.27% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 473497 1.28% 99.55% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 133879 0.36% 99.91% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 34640 0.09% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 36954315 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 37067906 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 16803 1.09% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.09% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 1412351 91.83% 92.92% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 108917 7.08% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 16450 1.07% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.07% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 1406460 91.72% 92.80% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 110474 7.20% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 60938 0.17% 0.17% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 20064817 56.90% 57.08% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 28831 0.08% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 6 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 6 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 373 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.16% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 11537749 32.72% 89.88% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 3569015 10.12% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 61347 0.18% 0.18% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 19254237 56.46% 56.64% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 25603 0.08% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 8 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 8 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 363 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 8 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.72% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 11339596 33.25% 89.97% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 3420808 10.03% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 35261741 # Type of FU issued -system.cpu2.iq.rate 0.399702 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 1538071 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.043619 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 109100819 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 39730950 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 28646602 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 6706 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 3736 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 3123 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 36735375 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 3499 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 200241 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 34101978 # Type of FU issued +system.cpu2.iq.rate 0.386117 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 1533384 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.044965 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 106886012 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 39309169 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 27255453 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 6518 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 3637 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 3015 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 35570601 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 3414 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 207005 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 1445664 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 1895 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 9919 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 541092 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 1561439 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 1810 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 9237 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 573725 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 5363616 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 332725 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 5369512 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 345439 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 1126648 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 4836519 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 87210 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 32990358 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 63317 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 6643625 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 3930476 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 365793 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 29718 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 2499 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 9919 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 109460 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 91793 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 201253 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 34488012 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 11310897 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 773729 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 1179201 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 4914537 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 93208 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 32084127 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 61095 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 6480999 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 3820565 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 371831 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 32634 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2570 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 9237 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 106581 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 88238 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 194819 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 33130261 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 11055368 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 971717 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 81009 # number of nop insts executed -system.cpu2.iew.exec_refs 14846360 # number of memory reference insts executed -system.cpu2.iew.exec_branches 3721674 # Number of branches executed -system.cpu2.iew.exec_stores 3535463 # Number of stores executed -system.cpu2.iew.exec_rate 0.390932 # Inst execution rate -system.cpu2.iew.wb_sent 34107524 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 28649725 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 16504855 # num instructions producing a value -system.cpu2.iew.wb_consumers 29777909 # num instructions consuming a value +system.cpu2.iew.exec_nop 73958 # number of nop insts executed +system.cpu2.iew.exec_refs 14443007 # number of memory reference insts executed +system.cpu2.iew.exec_branches 3675866 # Number of branches executed +system.cpu2.iew.exec_stores 3387639 # Number of stores executed +system.cpu2.iew.exec_rate 0.375115 # Inst execution rate +system.cpu2.iew.wb_sent 32719575 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 27258468 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 15578435 # num instructions producing a value +system.cpu2.iew.wb_consumers 28336805 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 0.324753 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.554265 # average fanout of values written-back +system.cpu2.iew.wb_rate 0.308632 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.549760 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 6780603 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 361087 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 174485 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 35827443 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 0.724416 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.779563 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 7236388 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 357299 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 169355 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 35888560 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 0.684756 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.712853 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 26972703 75.29% 75.29% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 4272213 11.92% 87.21% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1247843 3.48% 90.69% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 631329 1.76% 92.45% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 544091 1.52% 93.97% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 320362 0.89% 94.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 435465 1.22% 96.08% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 326356 0.91% 96.99% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 1077081 3.01% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 27290790 76.04% 76.04% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 4165435 11.61% 87.65% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1253109 3.49% 91.14% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 644489 1.80% 92.94% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 571851 1.59% 94.53% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 314297 0.88% 95.41% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 396110 1.10% 96.51% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 285595 0.80% 97.31% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 966884 2.69% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 35827443 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 21038967 # Number of instructions committed -system.cpu2.commit.committedOps 25953990 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 35888560 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 19876644 # Number of instructions committed +system.cpu2.commit.committedOps 24574906 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 8587345 # Number of memory references committed -system.cpu2.commit.loads 5197961 # Number of loads committed -system.cpu2.commit.membars 96306 # Number of memory barriers committed -system.cpu2.commit.branches 3207336 # Number of branches committed -system.cpu2.commit.fp_insts 3087 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 23136134 # Number of committed integer instructions. -system.cpu2.commit.function_calls 296648 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 1077081 # number cycles where commit BW limit reached +system.cpu2.commit.refs 8166400 # Number of memory references committed +system.cpu2.commit.loads 4919560 # Number of loads committed +system.cpu2.commit.membars 94646 # Number of memory barriers committed +system.cpu2.commit.branches 3146883 # Number of branches committed +system.cpu2.commit.fp_insts 2975 # Number of committed floating point instructions. +system.cpu2.commit.int_insts 21821277 # Number of committed integer instructions. +system.cpu2.commit.function_calls 294032 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 966884 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 66956650 # The number of ROB reads -system.cpu2.rob.rob_writes 66650908 # The number of ROB writes -system.cpu2.timesIdled 359376 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 51265738 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 3569532047 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 20984673 # Number of Instructions Simulated -system.cpu2.committedOps 25899696 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 20984673 # Number of Instructions Simulated -system.cpu2.cpi 4.204023 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 4.204023 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.237867 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.237867 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 160070437 # number of integer regfile reads -system.cpu2.int_regfile_writes 30477342 # number of integer regfile writes -system.cpu2.fp_regfile_reads 22294 # number of floating regfile reads -system.cpu2.fp_regfile_writes 20824 # number of floating regfile writes -system.cpu2.misc_regfile_reads 9434068 # number of misc regfile reads -system.cpu2.misc_regfile_writes 244358 # number of misc regfile writes +system.cpu2.rob.rob_reads 66205278 # The number of ROB reads +system.cpu2.rob.rob_writes 64842405 # The number of ROB writes +system.cpu2.timesIdled 359398 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 51252392 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 3567238209 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 19827262 # Number of Instructions Simulated +system.cpu2.committedOps 24525524 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 19827262 # Number of Instructions Simulated +system.cpu2.cpi 4.454488 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 4.454488 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.224493 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.224493 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 153057849 # number of integer regfile reads +system.cpu2.int_regfile_writes 29069811 # number of integer regfile writes +system.cpu2.fp_regfile_reads 22288 # number of floating regfile reads +system.cpu2.fp_regfile_writes 20782 # number of floating regfile writes +system.cpu2.misc_regfile_reads 9001591 # number of misc regfile reads +system.cpu2.misc_regfile_writes 241415 # number of misc regfile writes system.iocache.replacements 0 # number of replacements system.iocache.tagsinuse 0 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. @@ -1524,10 +1521,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 925532055074 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 925532055074 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 925532055074 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 925532055074 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 981127238281 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 981127238281 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 981127238281 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 981127238281 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt index 0ccf41cf5..5746894a9 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt @@ -1,135 +1,135 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.540276 # Number of seconds simulated -sim_ticks 2540275734000 # Number of ticks simulated -final_tick 2540275734000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.542409 # Number of seconds simulated +sim_ticks 2542409356000 # Number of ticks simulated +final_tick 2542409356000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 50621 # Simulator instruction rate (inst/s) -host_op_rate 65136 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2132095179 # Simulator tick rate (ticks/s) -host_mem_usage 455960 # Number of bytes of host memory used -host_seconds 1191.45 # Real time elapsed on the host -sim_insts 60312498 # Number of instructions simulated -sim_ops 77605759 # Number of ops (including micro ops) simulated +host_inst_rate 77322 # Simulator instruction rate (inst/s) +host_op_rate 99492 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3259551931 # Simulator tick rate (ticks/s) +host_mem_usage 413868 # Number of bytes of host memory used +host_seconds 779.99 # Real time elapsed on the host +sim_insts 60310148 # Number of instructions simulated +sim_ops 77602492 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 1536 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 1600 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 405568 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 3860688 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1472 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 506624 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4283408 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 1344 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 395008 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 5229152 # Number of bytes read from this memory -system.physmem.bytes_read::total 131004144 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 405568 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 395008 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 800576 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3783168 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1412956 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1603284 # Number of bytes written to this memory -system.physmem.bytes_written::total 6799408 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 292928 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4810268 # Number of bytes read from this memory +system.physmem.bytes_read::total 131006892 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 506624 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 292928 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 799552 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3787072 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1340604 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1675508 # Number of bytes written to this memory +system.physmem.bytes_written::total 6803184 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 24 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 25 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 6337 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 60357 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 23 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 7916 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 66962 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 21 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6172 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 81713 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15293445 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59112 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 353239 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 400821 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813172 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47676135 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 605 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu1.inst 4577 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 75167 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15293487 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59173 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 335151 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 418877 # Number of write requests responded to by this memory +system.physmem.num_writes::total 813201 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47636124 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 629 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 159655 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1519791 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 579 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 199269 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1684783 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 529 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.itb.walker 25 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 155498 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 2058498 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51570836 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 159655 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 155498 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 315153 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1489275 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 556222 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 631146 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2676642 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1489275 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47676135 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 605 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 115217 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1892012 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51528638 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 199269 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 115217 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314486 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1489560 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 527297 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 659024 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2675881 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1489560 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47636124 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 629 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 159655 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2076012 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 579 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 199269 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2212080 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 529 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.itb.walker 25 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 155498 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2689643 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54247478 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15293445 # Total number of read requests seen -system.physmem.writeReqs 813172 # Total number of write requests seen -system.physmem.cpureqs 218384 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 978780480 # Total number of bytes read from memory -system.physmem.bytesWritten 52043008 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 131004144 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6799408 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 11 # Number of read reqs serviced by write Q +system.physmem.bw_total::cpu1.inst 115217 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2551035 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54204519 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15293487 # Total number of read requests seen +system.physmem.writeReqs 813201 # Total number of write requests seen +system.physmem.cpureqs 218488 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 978783168 # Total number of bytes read from memory +system.physmem.bytesWritten 52044864 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 131006892 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6803184 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 10 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 4687 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 955910 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 956214 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 955714 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 955761 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 955656 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 955538 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 955410 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 955590 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 956063 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 955922 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 955987 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 955944 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 956042 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 955918 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 956046 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 955719 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50108 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50359 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 49971 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 50035 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50907 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50823 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 50679 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50829 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51147 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 51225 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 51119 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51116 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51361 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51167 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51295 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51031 # Track writes on a per bank basis +system.physmem.perBankRdReqs::0 956241 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 955734 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 955678 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 956495 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 956264 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 955436 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 955557 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 956169 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 956091 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 955615 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 955522 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 955928 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 956030 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 955423 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 955313 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 955981 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50841 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50416 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50438 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51162 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50906 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50184 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 50278 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50865 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51363 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 50911 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50805 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51195 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51248 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50723 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50636 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51230 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 693675 # Number of times wr buffer was full causing retry -system.physmem.totGap 2540274436500 # Total gap between requests +system.physmem.numWrRetry 1790732 # Number of times wr buffer was full causing retry +system.physmem.totGap 2542408198000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 44 # Categorize read packet sizes +system.physmem.readPktSize::2 43 # Categorize read packet sizes system.physmem.readPktSize::3 15138816 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154585 # Categorize read packet sizes +system.physmem.readPktSize::6 154628 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 1447735 # categorize write packet sizes +system.physmem.writePktSize::2 2544760 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 59112 # categorize write packet sizes +system.physmem.writePktSize::6 59173 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -141,28 +141,28 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 4687 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 1057043 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 992576 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 949780 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 984222 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2774561 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2777593 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5475568 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 36103 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 30071 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 29941 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 29875 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 57717 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 31668 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 59387 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 5361 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1880 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 39 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 24 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 12 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 11 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 1054866 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 991514 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 961470 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3604976 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2718322 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2722144 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2700252 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 60049 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59439 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 110004 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 160498 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 109966 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 10070 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 9996 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 10911 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 8954 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 26 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 10 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -174,60 +174,60 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3638 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3819 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4264 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4466 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4603 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4761 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4995 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 35382 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 35360 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 35343 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35332 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 35325 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35312 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35299 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 35285 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 35274 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 35257 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35249 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 35241 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2915 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3085 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 3203 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3548 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3592 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3632 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3698 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3757 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3785 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 35380 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 35362 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35340 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35326 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35303 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 35287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 35281 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 35264 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35250 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 35238 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 35229 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35220 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 31872 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 31784 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 31663 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 31466 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 31190 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 30972 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 30814 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 30644 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 30396 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32596 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32404 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32279 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 31921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 31858 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 31803 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 31723 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 31647 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 31605 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 295222941913 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 372544627913 # Sum of mem lat for all requests -system.physmem.totBusLat 61173736000 # Total cycles spent in databus access -system.physmem.totBankLat 16147950000 # Total cycles spent in bank access -system.physmem.avgQLat 19303.90 # Average queueing delay per request -system.physmem.avgBankLat 1055.87 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24359.78 # Average memory access latency -system.physmem.avgRdBW 385.30 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 20.49 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 51.57 # Average consumed read bandwidth in MB/s +system.physmem.totQLat 346733530557 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 439908911807 # Sum of mem lat for all requests +system.physmem.totBusLat 76467385000 # Total cycles spent in databus access +system.physmem.totBankLat 16707996250 # Total cycles spent in bank access +system.physmem.avgQLat 22671.99 # Average queueing delay per request +system.physmem.avgBankLat 1092.49 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 28764.48 # Average memory access latency +system.physmem.avgRdBW 384.98 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 20.47 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 51.53 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 2.68 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.54 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.15 # Average read queue length over time +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 3.17 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.17 # Average read queue length over time system.physmem.avgWrQLen 1.11 # Average write queue length over time -system.physmem.readRowHits 15250779 # Number of row buffer hits during reads -system.physmem.writeRowHits 786181 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.72 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 96.68 # Row buffer hit rate for writes -system.physmem.avgGap 157716.20 # Average gap between requests +system.physmem.readRowHits 15218342 # Number of row buffer hits during reads +system.physmem.writeRowHits 794645 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.51 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 97.72 # Row buffer hit rate for writes +system.physmem.avgGap 157847.98 # Average gap between requests system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory @@ -240,245 +240,239 @@ system.realview.nvmem.bw_inst_read::cpu0.inst 25 system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 64355 # number of replacements -system.l2c.tagsinuse 51419.267755 # Cycle average of tags in use -system.l2c.total_refs 1938049 # Total number of references to valid blocks. -system.l2c.sampled_refs 129745 # Sample count of references to valid blocks. -system.l2c.avg_refs 14.937369 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2504164034000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 36931.020579 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 16.606352 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 0.000348 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4513.419817 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 3324.401102 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 19.072216 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.itb.walker 0.003905 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 3703.882826 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 2910.860610 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.563523 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000253 # Average percentage of cache occupancy +system.l2c.replacements 64396 # number of replacements +system.l2c.tagsinuse 51411.059605 # Cycle average of tags in use +system.l2c.total_refs 1936288 # Total number of references to valid blocks. +system.l2c.sampled_refs 129787 # Sample count of references to valid blocks. +system.l2c.avg_refs 14.918967 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2506346605000 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 36969.089517 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 15.370678 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.000349 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 5186.086135 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3274.725116 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 19.219664 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.itb.walker 0.104011 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 3007.163435 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 2939.300701 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.564104 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000235 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.068869 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.050726 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000291 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.056517 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.044416 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.784596 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 45285 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 6882 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 457711 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 190308 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 52226 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 7603 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 514110 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 196973 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1471098 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 608285 # number of Writeback hits -system.l2c.Writeback_hits::total 608285 # number of Writeback hits +system.l2c.occ_percent::cpu0.inst 0.079133 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.049968 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000293 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.itb.walker 0.000002 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.045886 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.044850 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.784471 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 48837 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 7271 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 488824 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 211032 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 48027 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 7206 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 482673 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 176185 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1470055 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 607854 # number of Writeback hits +system.l2c.Writeback_hits::total 607854 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 17 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 19 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 36 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 5 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 6 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 11 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 56083 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 56920 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 113003 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 45285 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 6882 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 457711 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 246391 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 52226 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 7603 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 514110 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 253893 # number of demand (read+write) hits -system.l2c.demand_hits::total 1584101 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 45285 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 6882 # number of overall hits -system.l2c.overall_hits::cpu0.inst 457711 # number of overall hits -system.l2c.overall_hits::cpu0.data 246391 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 52226 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 7603 # number of overall hits -system.l2c.overall_hits::cpu1.inst 514110 # number of overall hits -system.l2c.overall_hits::cpu1.data 253893 # number of overall hits -system.l2c.overall_hits::total 1584101 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 24 # number of ReadReq misses +system.l2c.UpgradeReq_hits::cpu1.data 16 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 33 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 3 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 5 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 8 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 56342 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 56524 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 112866 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 48837 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 7271 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 488824 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 267374 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 48027 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 7206 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 482673 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 232709 # number of demand (read+write) hits +system.l2c.demand_hits::total 1582921 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 48837 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 7271 # number of overall hits +system.l2c.overall_hits::cpu0.inst 488824 # number of overall hits +system.l2c.overall_hits::cpu0.data 267374 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 48027 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 7206 # number of overall hits +system.l2c.overall_hits::cpu1.inst 482673 # number of overall hits +system.l2c.overall_hits::cpu1.data 232709 # number of overall hits +system.l2c.overall_hits::total 1582921 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 25 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 6225 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6013 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 23 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7806 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6093 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 21 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6180 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4688 # number of ReadReq misses -system.l2c.ReadReq_misses::total 23156 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1337 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1563 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2900 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 55166 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 78004 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133170 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 24 # number of demand (read+write) misses +system.l2c.ReadReq_misses::cpu1.inst 4582 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4589 # number of ReadReq misses +system.l2c.ReadReq_misses::total 23119 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1580 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1330 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2910 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 61797 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 71443 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133240 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 25 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 6225 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 61179 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 23 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7806 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 67890 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 21 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6180 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 82692 # number of demand (read+write) misses -system.l2c.demand_misses::total 156326 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 24 # number of overall misses +system.l2c.demand_misses::cpu1.inst 4582 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 76032 # number of demand (read+write) misses +system.l2c.demand_misses::total 156359 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 25 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 6225 # number of overall misses -system.l2c.overall_misses::cpu0.data 61179 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 23 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7806 # number of overall misses +system.l2c.overall_misses::cpu0.data 67890 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 21 # number of overall misses system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6180 # number of overall misses -system.l2c.overall_misses::cpu1.data 82692 # number of overall misses -system.l2c.overall_misses::total 156326 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1794000 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu1.inst 4582 # number of overall misses +system.l2c.overall_misses::cpu1.data 76032 # number of overall misses +system.l2c.overall_misses::total 156359 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1700500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 325918500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 325021000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1538000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 431133000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 345731497 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1924500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu1.itb.walker 68500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 327300000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 258970498 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1240728498 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 181500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 204500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 386000 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 2786064998 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 3948204500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 6734269498 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 1794000 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 269379000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 269289000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1319343997 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 205000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 274000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 479000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3242523998 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 3517580500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 6760104498 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 1700500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 325918500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3111085998 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1538000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 431133000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3588255495 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 1924500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu1.itb.walker 68500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 327300000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4207174998 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 7974997996 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 1794000 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu1.inst 269379000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 3786869500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 8079448495 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 1700500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 325918500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3111085998 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1538000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 431133000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3588255495 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 1924500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu1.itb.walker 68500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 327300000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4207174998 # number of overall miss cycles -system.l2c.overall_miss_latency::total 7974997996 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 45309 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 6884 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 463936 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 196321 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 52249 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 7604 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 520290 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 201661 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1494254 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 608285 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 608285 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1354 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1582 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2936 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 6 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 7 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 13 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 111249 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 134924 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246173 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 45309 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 6884 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 463936 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 307570 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 52249 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 7604 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 520290 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 336585 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1740427 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 45309 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 6884 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 463936 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 307570 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 52249 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 7604 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 520290 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 336585 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1740427 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000530 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000291 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.013418 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.030628 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000440 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000132 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.011878 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.023247 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.015497 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.987445 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.987990 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.987738 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.166667 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.142857 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.153846 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.495879 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.578133 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.540961 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000530 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000291 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.013418 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.198911 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000440 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.000132 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.011878 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.245679 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.089820 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000530 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000291 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.013418 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.198911 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000440 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.000132 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.011878 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.245679 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.089820 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 74750 # average ReadReq miss latency +system.l2c.overall_miss_latency::cpu1.inst 269379000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 3786869500 # number of overall miss cycles +system.l2c.overall_miss_latency::total 8079448495 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 48862 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 7273 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 496630 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 217125 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 48048 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 7207 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 487255 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 180774 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1493174 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 607854 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 607854 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1597 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1346 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2943 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 3 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 5 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 8 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 118139 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 127967 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246106 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 48862 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 7273 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 496630 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 335264 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 48048 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 7207 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 487255 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 308741 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1739280 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 48862 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 7273 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 496630 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 335264 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 48048 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 7207 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 487255 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 308741 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1739280 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000512 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000275 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015718 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.028062 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000437 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000139 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009404 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.025385 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.015483 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.989355 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.988113 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.988787 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.523087 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.558292 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.541393 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000512 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000275 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015718 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.202497 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000437 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.000139 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009404 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.246265 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.089899 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000512 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000275 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015718 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.202497 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000437 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.000139 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009404 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.246265 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.089899 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 68020 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52356.385542 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 54053.051721 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 66869.565217 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55230.976172 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 56742.408830 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 91642.857143 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 68500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52961.165049 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 55241.147184 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 53581.296338 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 135.751683 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 130.838132 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 133.103448 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 50503.299097 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 50615.410748 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 50568.968221 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 74750 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 58790.702750 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 58681.412072 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 57067.520092 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 129.746835 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 206.015038 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 164.604811 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52470.572973 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 49236.181291 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 50736.299144 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 68020 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 52356.385542 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 50852.187810 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 66869.565217 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 55230.976172 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 52853.962218 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 91642.857143 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 52961.165049 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 50877.654404 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 51015.173394 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 74750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 58790.702750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 49806.259207 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 51672.423685 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 68020 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 52356.385542 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 50852.187810 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 66869.565217 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 55230.976172 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 52853.962218 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 91642.857143 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 52961.165049 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 50877.654404 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 51015.173394 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 58790.702750 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 49806.259207 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 51672.423685 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -487,182 +481,170 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 59112 # number of writebacks -system.l2c.writebacks::total 59112 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 6 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 37 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 23 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 6 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 37 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 23 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 6 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 37 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 23 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 24 # number of ReadReq MSHR misses +system.l2c.writebacks::writebacks 59173 # number of writebacks +system.l2c.writebacks::total 59173 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 9 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 39 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 5 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 20 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 9 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 39 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 20 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 9 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 39 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.data 20 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 73 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 25 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 6219 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 5976 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 23 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 7797 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 6054 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 21 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6172 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4665 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 23082 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1337 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1563 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2900 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 55166 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 78004 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 133170 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 24 # number of demand (read+write) MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 4577 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 4569 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 23046 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1580 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1330 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2910 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 61797 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 71443 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 133240 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 25 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 6219 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 61142 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 23 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 7797 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 67851 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 21 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6172 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 82669 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 156252 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 24 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 4577 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 76012 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 156286 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 25 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 6219 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 61142 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 23 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 7797 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 67851 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 21 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6172 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 82669 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 156252 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1489045 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 247133124 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 247332621 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1246542 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 56002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 248969104 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 198696108 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 945015548 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 13371337 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 15702513 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 29073850 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 10001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 10001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2100759191 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2982654930 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5083414121 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1489045 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93002 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 247133124 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2348091812 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1246542 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 56002 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 248969104 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 3181351038 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 6028429669 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1489045 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93002 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 247133124 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2348091812 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1246542 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 56002 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 248969104 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 3181351038 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 6028429669 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 4312653 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83367317530 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83605453007 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 166977083190 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 6167057731 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8185447208 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 14352504939 # number of WriteReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76004 # number of LoadLockedReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76004 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.overall_mshr_misses::cpu1.inst 4577 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 76012 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 156286 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1388048 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93252 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 333715736 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 268789023 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1661538 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 56252 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 212136240 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 211485699 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1029325788 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 15908517 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 13301330 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 29209847 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2471692908 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2627616827 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5099309735 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1388048 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93252 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 333715736 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2740481931 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1661538 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 56252 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 212136240 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 2839102526 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 6128635523 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1388048 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93252 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 333715736 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2740481931 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1661538 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 56252 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 212136240 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 2839102526 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 6128635523 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5050907 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 84092703276 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82869988008 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 166967742191 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 10187478145 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 12920441542 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 23107919687 # number of WriteReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76254 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76254 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 4312653 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 89534375261 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91790900215 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 181329588129 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000530 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000291 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.013405 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.030440 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000440 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.011863 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.023133 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.015447 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.987445 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.987990 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.987738 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.166667 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.142857 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.153846 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.495879 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.578133 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.540961 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000530 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000291 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.013405 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.198791 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000440 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.011863 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.245611 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.089778 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000530 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000291 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.013405 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.198791 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000440 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000132 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.011863 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.245611 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.089778 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 62043.541667 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 39738.402315 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 41387.654116 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 54197.478261 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 56002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40338.480881 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42592.949196 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 40941.666580 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10046.393474 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10025.465517 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 38080.687217 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 38237.204887 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 38172.367057 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 62043.541667 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 39738.402315 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38403.909130 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 54197.478261 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 56002 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40338.480881 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 38482.998923 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 38581.456039 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 62043.541667 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46501 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 39738.402315 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38403.909130 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 54197.478261 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 56002 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40338.480881 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 38482.998923 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 38581.456039 # average overall mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5050907 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 94280181421 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 95790429550 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 190075661878 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000512 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000275 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015700 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027883 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000437 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000139 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009393 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.025275 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.015434 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.989355 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.988113 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.988787 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.523087 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.558292 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.541393 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000512 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000275 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015700 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.202381 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000437 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000139 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009393 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.246200 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.089857 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000512 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000275 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015700 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.202381 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000437 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000139 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009393 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.246200 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.089857 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 55521.920000 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 42800.530460 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 44398.583251 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 79120.857143 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 56252 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 46348.315490 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 46287.086671 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 44663.967196 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10068.681646 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10037.748110 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 39996.972474 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 36779.206178 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 38271.613142 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 55521.920000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 42800.530460 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40389.705841 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79120.857143 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 56252 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 46348.315490 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 37350.714703 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 39214.232388 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 55521.920000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46626 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 42800.530460 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40389.705841 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79120.857143 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 56252 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 46348.315490 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 37350.714703 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 39214.232388 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -685,680 +667,680 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 6894641 # Number of BP lookups -system.cpu0.branchPred.condPredicted 5490275 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 340467 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 4496048 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 3641169 # Number of BTB hits +system.cpu0.branchPred.lookups 7548901 # Number of BP lookups +system.cpu0.branchPred.condPredicted 6013590 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 377467 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 4898170 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 4008296 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 80.985990 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 672237 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 35025 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 81.832521 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 726547 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 38944 # Number of incorrect RAS predictions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 25321176 # DTB read hits -system.cpu0.dtb.read_misses 39544 # DTB read misses -system.cpu0.dtb.write_hits 5538222 # DTB write hits -system.cpu0.dtb.write_misses 9025 # DTB write misses -system.cpu0.dtb.flush_tlb 256 # Number of times complete TLB was flushed +system.cpu0.dtb.read_hits 25977003 # DTB read hits +system.cpu0.dtb.read_misses 44168 # DTB read misses +system.cpu0.dtb.write_hits 5905544 # DTB write hits +system.cpu0.dtb.write_misses 10435 # DTB write misses +system.cpu0.dtb.flush_tlb 257 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 704 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_mva_asid 753 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 7899 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 1433 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 288 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 8487 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1476 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 307 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 644 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 25360720 # DTB read accesses -system.cpu0.dtb.write_accesses 5547247 # DTB write accesses +system.cpu0.dtb.perms_faults 629 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 26021171 # DTB read accesses +system.cpu0.dtb.write_accesses 5915979 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 30859398 # DTB hits -system.cpu0.dtb.misses 48569 # DTB misses -system.cpu0.dtb.accesses 30907967 # DTB accesses -system.cpu0.itb.inst_hits 5399990 # ITB inst hits -system.cpu0.itb.inst_misses 6797 # ITB inst misses +system.cpu0.dtb.hits 31882547 # DTB hits +system.cpu0.dtb.misses 54603 # DTB misses +system.cpu0.dtb.accesses 31937150 # DTB accesses +system.cpu0.itb.inst_hits 6053570 # ITB inst hits +system.cpu0.itb.inst_misses 7437 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses -system.cpu0.itb.flush_tlb 256 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb 257 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 704 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_mva_asid 753 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2645 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 2703 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1504 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1556 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 5406787 # ITB inst accesses -system.cpu0.itb.hits 5399990 # DTB hits -system.cpu0.itb.misses 6797 # DTB misses -system.cpu0.itb.accesses 5406787 # DTB accesses -system.cpu0.numCycles 232916834 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 6061007 # ITB inst accesses +system.cpu0.itb.hits 6053570 # DTB hits +system.cpu0.itb.misses 7437 # DTB misses +system.cpu0.itb.accesses 6061007 # DTB accesses +system.cpu0.numCycles 238938486 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 14144008 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 42774388 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 6894641 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 4313406 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 9542116 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 2097502 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 81571 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 47928082 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 983 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingDrainCycles 1918 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu0.fetch.PendingTrapStallCycles 48764 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 90424 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 150 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 5397887 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 280481 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 3116 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 73293713 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.724548 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.073228 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 15394391 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 47363199 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 7548901 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 4734843 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 10514679 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 2521350 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 88217 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 49746520 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 1647 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingDrainCycles 1973 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu0.fetch.PendingTrapStallCycles 54986 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 100350 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 256 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 6051440 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 388609 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 3416 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 77647495 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.755624 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.112120 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 63759289 86.99% 86.99% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 642563 0.88% 87.87% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 816896 1.11% 88.98% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1076628 1.47% 90.45% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 1030388 1.41% 91.86% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 525946 0.72% 92.58% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 1160801 1.58% 94.16% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 367124 0.50% 94.66% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 3914078 5.34% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 67140338 86.47% 86.47% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 685224 0.88% 87.35% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 881384 1.14% 88.49% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 1215413 1.57% 90.05% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 1119001 1.44% 91.49% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 577018 0.74% 92.24% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 1310230 1.69% 93.92% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 395483 0.51% 94.43% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4323404 5.57% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 73293713 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.029601 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.183647 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 15070134 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 47635747 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 8687716 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 522868 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1375117 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 927671 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 82962 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 50805033 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 279607 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1375117 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 15858431 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 18747322 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 25731690 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 8353206 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 3225899 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 48905504 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 13838 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 630791 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 2093496 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 12811 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 50688794 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 222549147 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 222507399 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 41748 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 38461100 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 12227693 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 386484 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 344770 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 6389877 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 9452191 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 6279292 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 988040 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1320602 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 45692134 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 977389 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 60037368 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 85152 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 8499333 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 20279389 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 254746 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 73293713 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.819134 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.521823 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 77647495 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.031593 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.198223 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 16447301 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 49466389 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 9519649 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 555058 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1656976 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 1018880 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 89951 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 55851060 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 301878 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1656976 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 17376198 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 19158247 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 27017971 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 9071618 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3364444 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 53098048 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 14247 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 629745 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 2187800 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 13035 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 55196889 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 241870306 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 241822297 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 48009 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 40273759 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 14923130 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 426834 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 378971 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 6800028 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 10269000 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6780798 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1063277 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1318043 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 49318736 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1023913 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 62924434 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 96522 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 10293246 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 26052938 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 249929 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 77647495 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.810386 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.515841 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 51609317 70.41% 70.41% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 6835660 9.33% 79.74% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3457344 4.72% 84.46% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2997093 4.09% 88.55% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 6031042 8.23% 96.78% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1346418 1.84% 98.61% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 738853 1.01% 99.62% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 217523 0.30% 99.92% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 60463 0.08% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 54849449 70.64% 70.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 7244024 9.33% 79.97% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3688560 4.75% 84.72% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 3114192 4.01% 88.73% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 6252852 8.05% 96.78% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1400137 1.80% 98.59% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 804405 1.04% 99.62% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 228817 0.29% 99.92% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 65059 0.08% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 73293713 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 77647495 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 26194 0.60% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 3 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 4172771 94.90% 95.50% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 198082 4.50% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 28907 0.65% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 5 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.65% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 4221672 94.79% 95.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 203228 4.56% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 194561 0.32% 0.32% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 28037950 46.70% 47.02% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 44753 0.07% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 8 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 4 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 838 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.10% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 25907736 43.15% 90.25% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5851514 9.75% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 196078 0.31% 0.31% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 29762339 47.30% 47.61% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 47254 0.08% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 2 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 7 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 1214 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.69% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 26685508 42.41% 90.10% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 6232016 9.90% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 60037368 # Type of FU issued -system.cpu0.iq.rate 0.257763 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 4397050 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.073239 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 197888427 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 55177485 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 41654501 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 10625 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 5737 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 4733 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 64234192 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 5665 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 298497 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 62924434 # Type of FU issued +system.cpu0.iq.rate 0.263350 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 4453812 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.070780 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 208088796 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 60644934 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 43952872 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 12311 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 6553 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 5522 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 67175656 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 6512 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 321336 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1811405 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3010 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 14875 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 725021 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2241404 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 3447 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 16174 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 877395 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 17048224 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 266574 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 17145295 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 358927 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1375117 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 14032156 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 223286 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 46775692 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 94480 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 9452191 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 6279292 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 703336 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 50186 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 4000 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 14875 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 165277 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 131199 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 296476 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 59245437 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 25661722 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 791931 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1656976 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 14313344 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 236698 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 50458165 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 105115 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 10269000 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6780798 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 724480 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 58024 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 3552 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 16174 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 184745 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 145643 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 330388 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 61778089 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 26333265 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 1146345 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 106169 # number of nop insts executed -system.cpu0.iew.exec_refs 31462090 # number of memory reference insts executed -system.cpu0.iew.exec_branches 5561458 # Number of branches executed -system.cpu0.iew.exec_stores 5800368 # Number of stores executed -system.cpu0.iew.exec_rate 0.254363 # Inst execution rate -system.cpu0.iew.wb_sent 58848296 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 41659234 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 23213315 # num instructions producing a value -system.cpu0.iew.wb_consumers 42468919 # num instructions consuming a value +system.cpu0.iew.exec_nop 115516 # number of nop insts executed +system.cpu0.iew.exec_refs 32508411 # number of memory reference insts executed +system.cpu0.iew.exec_branches 5980040 # Number of branches executed +system.cpu0.iew.exec_stores 6175146 # Number of stores executed +system.cpu0.iew.exec_rate 0.258552 # Inst execution rate +system.cpu0.iew.wb_sent 61260719 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 43958394 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 24186405 # num instructions producing a value +system.cpu0.iew.wb_consumers 44536826 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.178859 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.546595 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.183974 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.543065 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 8329034 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 722643 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 258629 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 71918596 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.527800 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.514238 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 10181243 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 773984 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 288739 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 75990519 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.523900 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.505441 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 58433692 81.25% 81.25% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 6549576 9.11% 90.36% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1938281 2.70% 93.05% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1064527 1.48% 94.53% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 992329 1.38% 95.91% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 495986 0.69% 96.60% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 654165 0.91% 97.51% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 355670 0.49% 98.01% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1434370 1.99% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 61812445 81.34% 81.34% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 6884323 9.06% 90.40% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2031918 2.67% 93.08% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 1127942 1.48% 94.56% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1041381 1.37% 95.93% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 554423 0.73% 96.66% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 699295 0.92% 97.58% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 364332 0.48% 98.06% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1474460 1.94% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 71918596 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 29885048 # Number of instructions committed -system.cpu0.commit.committedOps 37958605 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 75990519 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 31157319 # Number of instructions committed +system.cpu0.commit.committedOps 39811398 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 13195057 # Number of memory references committed -system.cpu0.commit.loads 7640786 # Number of loads committed -system.cpu0.commit.membars 194107 # Number of memory barriers committed -system.cpu0.commit.branches 4848128 # Number of branches committed -system.cpu0.commit.fp_insts 4699 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 33604858 # Number of committed integer instructions. -system.cpu0.commit.function_calls 476381 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1434370 # number cycles where commit BW limit reached +system.cpu0.commit.refs 13930999 # Number of memory references committed +system.cpu0.commit.loads 8027596 # Number of loads committed +system.cpu0.commit.membars 211461 # Number of memory barriers committed +system.cpu0.commit.branches 5178005 # Number of branches committed +system.cpu0.commit.fp_insts 5497 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 35182368 # Number of committed integer instructions. +system.cpu0.commit.function_calls 511213 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1474460 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 115883530 # The number of ROB reads -system.cpu0.rob.rob_writes 93994803 # The number of ROB writes -system.cpu0.timesIdled 855495 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 159623121 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 2324012553 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 29813564 # Number of Instructions Simulated -system.cpu0.committedOps 37887121 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 29813564 # Number of Instructions Simulated -system.cpu0.cpi 7.812445 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 7.812445 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.128001 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.128001 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 268137987 # number of integer regfile reads -system.cpu0.int_regfile_writes 42752144 # number of integer regfile writes -system.cpu0.fp_regfile_reads 22081 # number of floating regfile reads -system.cpu0.fp_regfile_writes 19566 # number of floating regfile writes -system.cpu0.misc_regfile_reads 14602892 # number of misc regfile reads -system.cpu0.misc_regfile_writes 394034 # number of misc regfile writes -system.cpu0.icache.replacements 984960 # number of replacements -system.cpu0.icache.tagsinuse 511.605628 # Cycle average of tags in use -system.cpu0.icache.total_refs 10192469 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 985472 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 10.342728 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 6475146000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 192.391014 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 319.214614 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.375764 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.623466 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.999230 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 4895846 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 5296623 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 10192469 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 4895846 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 5296623 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 10192469 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 4895846 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 5296623 # number of overall hits -system.cpu0.icache.overall_hits::total 10192469 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 501920 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 563999 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 1065919 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 501920 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 563999 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 1065919 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 501920 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 563999 # number of overall misses -system.cpu0.icache.overall_misses::total 1065919 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6726188495 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 7525770495 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 14251958990 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 6726188495 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 7525770495 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 14251958990 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 6726188495 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 7525770495 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 14251958990 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 5397766 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 5860622 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 11258388 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 5397766 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 5860622 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 11258388 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 5397766 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 5860622 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 11258388 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.092987 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.096235 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.094678 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.092987 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.096235 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.094678 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.092987 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.096235 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.094678 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13400.917467 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13343.588366 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13370.583496 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13400.917467 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13343.588366 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13370.583496 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13400.917467 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13343.588366 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13370.583496 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 5202 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 775 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 345 # number of cycles access was blocked +system.cpu0.rob.rob_reads 123547695 # The number of ROB reads +system.cpu0.rob.rob_writes 101683929 # The number of ROB writes +system.cpu0.timesIdled 881879 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 161290991 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 2289851507 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 31079277 # Number of Instructions Simulated +system.cpu0.committedOps 39733356 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 31079277 # Number of Instructions Simulated +system.cpu0.cpi 7.688032 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 7.688032 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.130072 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.130072 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 279629599 # number of integer regfile reads +system.cpu0.int_regfile_writes 45168223 # number of integer regfile writes +system.cpu0.fp_regfile_reads 22746 # number of floating regfile reads +system.cpu0.fp_regfile_writes 19898 # number of floating regfile writes +system.cpu0.misc_regfile_reads 15538839 # number of misc regfile reads +system.cpu0.misc_regfile_writes 427973 # number of misc regfile writes +system.cpu0.icache.replacements 984670 # number of replacements +system.cpu0.icache.tagsinuse 511.607871 # Cycle average of tags in use +system.cpu0.icache.total_refs 10994375 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 985182 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 11.159740 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 6536916000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 357.062519 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 154.545352 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.697388 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.301846 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.999234 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 5513374 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 5481001 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 10994375 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5513374 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 5481001 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 10994375 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5513374 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 5481001 # number of overall hits +system.cpu0.icache.overall_hits::total 10994375 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 537943 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 527405 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1065348 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 537943 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 527405 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1065348 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 537943 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 527405 # number of overall misses +system.cpu0.icache.overall_misses::total 1065348 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7287778496 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 7022356993 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 14310135489 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 7287778496 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 7022356993 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 14310135489 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 7287778496 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 7022356993 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 14310135489 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 6051317 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 6008406 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 12059723 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 6051317 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 6008406 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 12059723 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 6051317 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 6008406 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 12059723 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.088897 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.087778 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.088339 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.088897 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.087778 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.088339 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.088897 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.087778 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.088339 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13547.492013 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13314.923053 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13432.357773 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13547.492013 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13314.923053 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13432.357773 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13547.492013 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13314.923053 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13432.357773 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 4400 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 1635 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 334 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.078261 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets 775 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 13.173653 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets 1635 # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 37396 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 43020 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 80416 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 37396 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu1.inst 43020 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 80416 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 37396 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu1.inst 43020 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 80416 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 464524 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 520979 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 985503 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 464524 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 520979 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 985503 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 464524 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 520979 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 985503 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5488905495 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 6129367496 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 11618272991 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5488905495 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 6129367496 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 11618272991 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5488905495 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 6129367496 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 11618272991 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 6767000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 6767000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 6767000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 6767000 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.086059 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.088895 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.087535 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.086059 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.088895 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.087535 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.086059 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.088895 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.087535 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11816.193555 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11765.095131 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11789.180744 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11816.193555 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11765.095131 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11789.180744 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11816.193555 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11765.095131 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11789.180744 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 40608 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 39535 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 80143 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 40608 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu1.inst 39535 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 80143 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 40608 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu1.inst 39535 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 80143 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 497335 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 487870 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 985205 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 497335 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 487870 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 985205 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 497335 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 487870 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 985205 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5948053496 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5711985994 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 11660039490 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5948053496 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5711985994 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 11660039490 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5948053496 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5711985994 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 11660039490 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7526000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7526000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7526000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 7526000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.082186 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.081198 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.081694 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.082186 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.081198 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.081694 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.082186 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.081198 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.081694 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11959.853009 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11708.008269 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11835.140392 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11959.853009 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11708.008269 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11835.140392 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11959.853009 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11708.008269 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11835.140392 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 643643 # number of replacements -system.cpu0.dcache.tagsinuse 511.994132 # Cycle average of tags in use -system.cpu0.dcache.total_refs 21553843 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 644155 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 33.460647 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 36157000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 257.044618 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 254.949514 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.502040 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.497948 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6668355 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 7127763 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13796118 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3513738 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 3750110 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 7263848 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 119013 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 124173 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 243186 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 120748 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 126887 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247635 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10182093 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 10877873 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 21059966 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10182093 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 10877873 # number of overall hits -system.cpu0.dcache.overall_hits::total 21059966 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 398872 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 347013 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 745885 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1308679 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 1650694 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 2959373 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5990 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 7586 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13576 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 6 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu1.data 7 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 13 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1707551 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 1997707 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3705258 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1707551 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 1997707 # number of overall misses -system.cpu0.dcache.overall_misses::total 3705258 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5845680000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 5302488500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11148168500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 46981626335 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 67357897820 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 114339524155 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 81001000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 104468000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 185469000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 90000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 103000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 193000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 52827306335 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 72660386320 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 125487692655 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 52827306335 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 72660386320 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 125487692655 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7067227 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 7474776 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 14542003 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4822417 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 5400804 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10223221 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 125003 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 131759 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 256762 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 120754 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 126894 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247648 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 11889644 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 12875580 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24765224 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 11889644 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 12875580 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24765224 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.056440 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.046425 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.051292 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.271374 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.305639 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.289476 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.047919 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.057575 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052874 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000050 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000055 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000052 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.143617 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.155155 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.149615 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.143617 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.155155 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.149615 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14655.528591 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15280.374222 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14946.229647 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 35900.038386 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 40805.805207 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 38636.401750 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13522.704508 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13771.157395 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13661.535062 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14714.285714 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14846.153846 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 30937.469121 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 36371.893536 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33867.464197 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30937.469121 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 36371.893536 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33867.464197 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 37449 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 14136 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 3410 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 266 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.982111 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 53.142857 # average number of cycles each access was blocked +system.cpu0.dcache.replacements 643493 # number of replacements +system.cpu0.dcache.tagsinuse 511.992715 # Cycle average of tags in use +system.cpu0.dcache.total_refs 21548288 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 644005 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 33.459815 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 43208000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 318.069743 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 193.922971 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.621230 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.378756 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 7070467 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6719560 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13790027 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3778333 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 3485501 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 7263834 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 125105 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 118624 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 243729 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 127190 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 120429 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247619 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10848800 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 10205061 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 21053861 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10848800 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 10205061 # number of overall hits +system.cpu0.dcache.overall_hits::total 21053861 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 426518 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 319237 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 745755 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1396624 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 1562374 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 2958998 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6770 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6794 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13564 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 3 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu1.data 5 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1823142 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 1881611 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3704753 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1823142 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 1881611 # number of overall misses +system.cpu0.dcache.overall_misses::total 3704753 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6341434500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 4955315500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11296750000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 54124528351 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 59881914802 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 114006443153 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 91205000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 94667500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 185872500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 39000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 65000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 104000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 60465962851 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 64837230302 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 125303193153 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 60465962851 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 64837230302 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 125303193153 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7496985 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 7038797 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 14535782 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5174957 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 5047875 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10222832 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 131875 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 125418 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 257293 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 127193 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 120434 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247627 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12671942 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 12086672 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24758614 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12671942 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 12086672 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24758614 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.056892 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.045354 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.051305 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.269881 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.309511 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.289450 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051336 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.054171 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052718 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000024 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000042 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000032 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.143872 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.155677 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.149635 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.143872 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.155677 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.149635 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14867.917649 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15522.372093 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15148.071418 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38753.829485 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 38327.516204 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38528.732751 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13471.935007 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13933.985870 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13703.369213 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33165.799949 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 34458.360576 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33822.279961 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33165.799949 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 34458.360576 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33822.279961 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 35965 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 14941 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 3389 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 263 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.612275 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 56.809886 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 608285 # number of writebacks -system.cpu0.dcache.writebacks::total 608285 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 207823 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 152147 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 359970 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1196124 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1514247 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 2710371 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 670 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 732 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1402 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1403947 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu1.data 1666394 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 3070341 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1403947 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu1.data 1666394 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 3070341 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 191049 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 194866 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 385915 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 112555 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 136447 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 249002 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5320 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 6854 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12174 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 6 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 7 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 13 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 303604 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 331313 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 634917 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 303604 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 331313 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 634917 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2589299000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2593519000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5182818000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3585837983 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4828490940 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8414328923 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 62428500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 81807000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 144235500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 78000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 89000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 167000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6175136983 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7422009940 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 13597146923 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6175136983 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7422009940 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 13597146923 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91055617500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 91310638500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182366256000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 10805151656 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13444453545 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 24249605201 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.writebacks::writebacks 607854 # number of writebacks +system.cpu0.dcache.writebacks::total 607854 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 215439 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 144497 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 359936 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1276945 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1433111 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 2710056 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 667 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 710 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1377 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1492384 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 1577608 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 3069992 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1492384 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 1577608 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 3069992 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 211079 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 174740 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 385819 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 119679 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 129263 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 248942 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6103 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 6084 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12187 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 3 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 5 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 330758 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 304003 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 634761 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 330758 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 304003 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 634761 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2867323500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2359031500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5226355000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4068255992 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4371447438 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8439703430 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 71165500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 73921500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 145087000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 33000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 55000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 88000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6935579492 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6730478938 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 13666058430 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6935579492 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6730478938 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 13666058430 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91842786000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90513364000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182356150000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 14606778738 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 18392840622 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 32999619360 # number of WriteReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 118000 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 118000 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 101860769156 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 104755092045 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 206615861201 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027033 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026070 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026538 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023340 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025264 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024357 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.042559 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.052019 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047414 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000050 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000055 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000052 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.025535 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025732 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.025637 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.025535 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025732 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.025637 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13553.062303 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13309.243275 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13429.947009 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31858.540118 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35387.300124 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33792.214211 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11734.680451 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11935.658010 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11847.831444 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12714.285714 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12846.153846 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20339.445406 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 22401.807173 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21415.629008 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20339.445406 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22401.807173 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21415.629008 # average overall mshr miss latency +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 106449564738 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 108906204622 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 215355769360 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028155 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.024825 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026543 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023127 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025607 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024352 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.046279 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048510 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047366 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000024 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000042 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000032 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026102 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025152 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.025638 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026102 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025152 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.025638 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13584.124901 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13500.237496 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13546.131735 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33993.064715 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33818.242173 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33902.288204 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11660.740619 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12150.147929 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11905.062772 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20968.742984 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 22139.514867 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21529.455070 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20968.742984 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22139.514867 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21529.455070 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1373,324 +1355,324 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 7461261 # Number of BP lookups -system.cpu1.branchPred.condPredicted 5924878 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 387688 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 4864845 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 3916001 # Number of BTB hits +system.cpu1.branchPred.lookups 7102253 # Number of BP lookups +system.cpu1.branchPred.condPredicted 5695769 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 349355 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 4570648 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 3841672 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 80.495905 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 732677 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 39651 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 84.050927 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 676938 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 35276 # Number of incorrect RAS predictions. system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 25842433 # DTB read hits -system.cpu1.dtb.read_misses 46174 # DTB read misses -system.cpu1.dtb.write_hits 6180963 # DTB write hits -system.cpu1.dtb.write_misses 11315 # DTB write misses +system.cpu1.dtb.read_hits 25380131 # DTB read hits +system.cpu1.dtb.read_misses 40834 # DTB read misses +system.cpu1.dtb.write_hits 5811015 # DTB write hits +system.cpu1.dtb.write_misses 9771 # DTB write misses system.cpu1.dtb.flush_tlb 254 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 735 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_mva_asid 686 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 8574 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 1449 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 314 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 8065 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 1494 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 315 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 622 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 25888607 # DTB read accesses -system.cpu1.dtb.write_accesses 6192278 # DTB write accesses +system.cpu1.dtb.perms_faults 637 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 25420965 # DTB read accesses +system.cpu1.dtb.write_accesses 5820786 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 32023396 # DTB hits -system.cpu1.dtb.misses 57489 # DTB misses -system.cpu1.dtb.accesses 32080885 # DTB accesses -system.cpu1.itb.inst_hits 5862958 # ITB inst hits -system.cpu1.itb.inst_misses 7630 # ITB inst misses +system.cpu1.dtb.hits 31191146 # DTB hits +system.cpu1.dtb.misses 50605 # DTB misses +system.cpu1.dtb.accesses 31241751 # DTB accesses +system.cpu1.itb.inst_hits 6010554 # ITB inst hits +system.cpu1.itb.inst_misses 6924 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses system.cpu1.itb.flush_tlb 254 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 735 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_mva_asid 686 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 2762 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 2690 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1655 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1453 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 5870588 # ITB inst accesses -system.cpu1.itb.hits 5862958 # DTB hits -system.cpu1.itb.misses 7630 # DTB misses -system.cpu1.itb.accesses 5870588 # DTB accesses -system.cpu1.numCycles 238328292 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 6017478 # ITB inst accesses +system.cpu1.itb.hits 6010554 # DTB hits +system.cpu1.itb.misses 6924 # DTB misses +system.cpu1.itb.accesses 6017478 # DTB accesses +system.cpu1.numCycles 234669310 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 15658024 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 45723743 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 7461261 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 4648678 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 10301295 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 2449187 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 90048 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 49530341 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 1725 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingDrainCycles 2013 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu1.fetch.PendingTrapStallCycles 58322 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 105488 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 234 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 5860623 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 343915 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 3550 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 77436496 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.743507 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.098927 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 15209580 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 46712783 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 7102253 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 4518610 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 10317375 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 2619576 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 83943 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 47843149 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 1067 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingDrainCycles 2062 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu1.fetch.PendingTrapStallCycles 49108 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 95676 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 186 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 6008408 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 439180 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 3193 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 75397416 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.769986 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.133362 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 67142740 86.71% 86.71% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 670388 0.87% 87.57% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 904116 1.17% 88.74% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1146258 1.48% 90.22% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1035072 1.34% 91.56% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 585216 0.76% 92.31% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1324002 1.71% 94.02% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 382858 0.49% 94.52% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 4245846 5.48% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 65087895 86.33% 86.33% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 627947 0.83% 87.16% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 837408 1.11% 88.27% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1205044 1.60% 89.87% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1066340 1.41% 91.28% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 537838 0.71% 92.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1370888 1.82% 93.81% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 355288 0.47% 94.29% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 4308768 5.71% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 77436496 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.031307 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.191852 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 16603606 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 49335429 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 9407116 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 490405 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 1597859 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 1045633 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 93792 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 54840588 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 310696 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 1597859 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 17482170 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 19064051 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 27065673 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 8938575 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 3286155 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 52466184 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 7798 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 497565 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 2245284 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 18515 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 54189093 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 239808372 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 239759506 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 48866 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 39935280 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 14253813 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 446450 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 393915 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 6702948 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 10122887 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 6990261 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 974914 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1217289 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 48733638 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 1005144 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 62551860 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 96432 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 9690546 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 24103101 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 245099 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 77436496 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.807783 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.518787 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 75397416 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.030265 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.199058 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 16234163 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 47629419 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 9365333 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 455355 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 1710994 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 954633 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 86850 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 54991941 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 289065 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 1710994 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 17174187 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 18737860 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 25818505 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 8802452 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 3151356 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 51852963 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 7784 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 495819 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 2156102 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 16790 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 53921236 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 237794819 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 237752758 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 42061 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 38119457 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 15801778 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 406275 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 360043 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 6312412 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 9898501 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 6682455 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 887681 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1092966 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 47793867 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 962748 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 60992947 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 83561 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 10588710 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 27790687 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 254225 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 75397416 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.808953 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.518534 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 54919142 70.92% 70.92% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 7063904 9.12% 80.04% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 3691282 4.77% 84.81% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 2953327 3.81% 88.62% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 6235094 8.05% 96.68% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1492250 1.93% 98.60% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 791283 1.02% 99.63% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 225625 0.29% 99.92% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 64589 0.08% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 53544512 71.02% 71.02% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 6720979 8.91% 79.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 3575565 4.74% 84.67% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 2884458 3.83% 88.50% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 6227948 8.26% 96.76% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1437657 1.91% 98.67% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 736271 0.98% 99.64% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 210447 0.28% 99.92% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 59579 0.08% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 77436496 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 75397416 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 27571 0.62% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 1 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.62% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 4198494 94.58% 95.20% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 213042 4.80% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 24253 0.55% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 3 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.55% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 4149284 94.86% 95.41% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 200652 4.59% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 169105 0.27% 0.27% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 29343777 46.91% 47.18% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 48983 0.08% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 2 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 5 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 1277 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.26% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 26498919 42.36% 89.62% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 6489779 10.38% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 167588 0.27% 0.27% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 28559163 46.82% 47.10% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 46488 0.08% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 5 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.17% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 897 0.00% 47.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 47.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.18% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 26112884 42.81% 89.99% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 6105909 10.01% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 62551860 # Type of FU issued -system.cpu1.iq.rate 0.262461 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 4439108 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.070967 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 207120715 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 59438377 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 43832825 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 12343 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 6735 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 5565 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 66815352 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 6511 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 325479 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 60992947 # Type of FU issued +system.cpu1.iq.rate 0.259910 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 4374192 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.071716 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 201880877 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 59353845 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 41952881 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 10603 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 5821 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 4743 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 65193949 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 5602 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 306044 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2107508 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 3797 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 16351 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 811464 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2270775 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3168 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 14837 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 853246 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 17060218 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 341441 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 16957357 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 451019 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 1597859 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 14264833 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 247482 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 49856426 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 107204 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 10122887 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 6990261 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 704284 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 59901 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3604 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 16351 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 190247 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 149600 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 339847 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 61552998 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 26188496 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 998862 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 1710994 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 14077639 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 237686 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 48863462 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 99358 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 9898501 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 6682455 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 687943 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 54116 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 4064 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 14837 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 169399 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 135230 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 304629 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 59633634 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 25710347 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1359313 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 117644 # number of nop insts executed -system.cpu1.iew.exec_refs 32619530 # number of memory reference insts executed -system.cpu1.iew.exec_branches 5900270 # Number of branches executed -system.cpu1.iew.exec_stores 6431034 # Number of stores executed -system.cpu1.iew.exec_rate 0.258270 # Inst execution rate -system.cpu1.iew.wb_sent 61059596 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 43838390 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 23681235 # num instructions producing a value -system.cpu1.iew.wb_consumers 43694541 # num instructions consuming a value +system.cpu1.iew.exec_nop 106847 # number of nop insts executed +system.cpu1.iew.exec_refs 31763994 # number of memory reference insts executed +system.cpu1.iew.exec_branches 5570991 # Number of branches executed +system.cpu1.iew.exec_stores 6053647 # Number of stores executed +system.cpu1.iew.exec_rate 0.254118 # Inst execution rate +system.cpu1.iew.wb_sent 59059835 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 41957624 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 22877560 # num instructions producing a value +system.cpu1.iew.wb_consumers 41856848 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.183941 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.541972 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.178795 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.546567 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 9661212 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 760045 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 295282 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 75838637 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.524766 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.504226 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 10488461 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 708523 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 263786 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 73686422 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.514905 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.496046 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 61579117 81.20% 81.20% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 7021291 9.26% 90.46% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 2015124 2.66% 93.11% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1085811 1.43% 94.54% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1003078 1.32% 95.87% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 577963 0.76% 96.63% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 742657 0.98% 97.61% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 378274 0.50% 98.11% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1435322 1.89% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 60141742 81.62% 81.62% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 6665026 9.05% 90.66% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 1916982 2.60% 93.27% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1022287 1.39% 94.65% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 952512 1.29% 95.95% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 518669 0.70% 96.65% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 704589 0.96% 97.61% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 372223 0.51% 98.11% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1392392 1.89% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 75838637 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 30577831 # Number of instructions committed -system.cpu1.commit.committedOps 39797535 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 73686422 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 29303210 # Number of instructions committed +system.cpu1.commit.committedOps 37941475 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 14194176 # Number of memory references committed -system.cpu1.commit.loads 8015379 # Number of loads committed -system.cpu1.commit.membars 209589 # Number of memory barriers committed -system.cpu1.commit.branches 5113967 # Number of branches committed -system.cpu1.commit.fp_insts 5513 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 35255841 # Number of committed integer instructions. -system.cpu1.commit.function_calls 515004 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1435322 # number cycles where commit BW limit reached +system.cpu1.commit.refs 13456935 # Number of memory references committed +system.cpu1.commit.loads 7627726 # Number of loads committed +system.cpu1.commit.membars 192181 # Number of memory barriers committed +system.cpu1.commit.branches 4783662 # Number of branches committed +system.cpu1.commit.fp_insts 4715 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 33675461 # Number of committed integer instructions. +system.cpu1.commit.function_calls 480108 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1392392 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 122900984 # The number of ROB reads -system.cpu1.rob.rob_writes 100566633 # The number of ROB writes -system.cpu1.timesIdled 901138 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 160891796 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 2255172449 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 30498934 # Number of Instructions Simulated -system.cpu1.committedOps 39718638 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 30498934 # Number of Instructions Simulated -system.cpu1.cpi 7.814315 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 7.814315 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.127970 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.127970 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 279110946 # number of integer regfile reads -system.cpu1.int_regfile_writes 44685160 # number of integer regfile writes -system.cpu1.fp_regfile_reads 22658 # number of floating regfile reads -system.cpu1.fp_regfile_writes 19886 # number of floating regfile writes -system.cpu1.misc_regfile_reads 15820673 # number of misc regfile reads -system.cpu1.misc_regfile_writes 438571 # number of misc regfile writes +system.cpu1.rob.rob_reads 119835622 # The number of ROB reads +system.cpu1.rob.rob_writes 98622587 # The number of ROB writes +system.cpu1.timesIdled 873829 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 159271894 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 2285541005 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 29230871 # Number of Instructions Simulated +system.cpu1.committedOps 37869136 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 29230871 # Number of Instructions Simulated +system.cpu1.cpi 8.028133 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 8.028133 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.124562 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.124562 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 270257014 # number of integer regfile reads +system.cpu1.int_regfile_writes 43086162 # number of integer regfile writes +system.cpu1.fp_regfile_reads 22099 # number of floating regfile reads +system.cpu1.fp_regfile_writes 19636 # number of floating regfile writes +system.cpu1.misc_regfile_reads 14849439 # number of misc regfile reads +system.cpu1.misc_regfile_writes 404495 # number of misc regfile writes system.iocache.replacements 0 # number of replacements system.iocache.tagsinuse 0 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. @@ -1705,17 +1687,17 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1125362728944 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1125362728944 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1125362728944 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1125362728944 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1192737213912 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1192737213912 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1192737213912 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1192737213912 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 83058 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 83053 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt index 133b16bb8..cc1497460 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt @@ -1,127 +1,127 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.609477 # Number of seconds simulated -sim_ticks 2609476867000 # Number of ticks simulated -final_tick 2609476867000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.608779 # Number of seconds simulated +sim_ticks 2608778789000 # Number of ticks simulated +final_tick 2608778789000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 397155 # Simulator instruction rate (inst/s) -host_op_rate 505377 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 17213891867 # Simulator tick rate (ticks/s) -host_mem_usage 448796 # Number of bytes of host memory used -host_seconds 151.59 # Real time elapsed on the host -sim_insts 60205243 # Number of instructions simulated -sim_ops 76610733 # Number of ops (including micro ops) simulated +host_inst_rate 458042 # Simulator instruction rate (inst/s) +host_op_rate 582855 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 19847185908 # Simulator tick rate (ticks/s) +host_mem_usage 403628 # Number of bytes of host memory used +host_seconds 131.44 # Real time elapsed on the host +sim_insts 60206536 # Number of instructions simulated +sim_ops 76612339 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 349152 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4456460 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 356032 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4588440 # Number of bytes read from this memory -system.physmem.bytes_read::total 132433668 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 349152 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 356032 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu0.inst 419296 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4486284 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 285888 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4557412 # Number of bytes read from this memory +system.physmem.bytes_read::total 132432464 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 419296 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 285888 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 705184 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3672640 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1522768 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1493500 # Number of bytes written to this memory -system.physmem.bytes_written::total 6688908 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 3671168 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1520308 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1495832 # Number of bytes written to this memory +system.physmem.bytes_written::total 6687308 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 11658 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 69665 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 5563 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 71715 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15494028 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 57385 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 380692 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 373375 # Number of write requests responded to by this memory -system.physmem.num_writes::total 811452 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47014554 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu0.inst 12754 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 70131 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 4467 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 71233 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15494012 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 57362 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 380077 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 373958 # Number of write requests responded to by this memory +system.physmem.num_writes::total 811397 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47027135 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 25 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 133802 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1707798 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 136438 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1758375 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50751041 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 133802 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 136438 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 270240 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1407424 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 583553 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 572337 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2563314 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1407424 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47014554 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 160725 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1719687 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 109587 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1746952 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 50764160 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 160725 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 109587 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 270312 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1407236 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 582766 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 573384 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2563386 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1407236 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47027135 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 25 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 133802 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2291351 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 136438 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2330712 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53314355 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15494028 # Total number of read requests seen -system.physmem.writeReqs 811452 # Total number of write requests seen -system.physmem.cpureqs 213833 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 991617792 # Total number of bytes read from memory -system.physmem.bytesWritten 51932928 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 132433668 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6688908 # bytesWritten derated as per pkt->getSize() +system.physmem.bw_total::cpu0.inst 160725 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2302454 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 109587 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2320336 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53327546 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15494012 # Total number of read requests seen +system.physmem.writeReqs 811397 # Total number of write requests seen +system.physmem.cpureqs 213789 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 991616768 # Total number of bytes read from memory +system.physmem.bytesWritten 51929408 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 132432464 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6687308 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 26 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4517 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 968202 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 968429 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 967970 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 967933 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 967596 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 967536 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 967538 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 967708 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 974536 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 967896 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 968050 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 968032 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 968173 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 968196 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 968244 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 967963 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50183 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50348 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 49939 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 49920 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50621 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50585 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 50546 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50745 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 50919 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 50958 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 50981 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51015 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51209 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51186 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51259 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51038 # Track writes on a per bank basis +system.physmem.neitherReadNorWrite 4515 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 974838 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 967895 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 967761 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 968555 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 968388 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 967634 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 967725 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 968240 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 968100 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 967669 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 967706 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 968019 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 968146 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 967639 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 967512 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 968159 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50747 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50350 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50307 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 50989 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50784 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50138 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 50200 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50702 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51143 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 50687 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50721 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51041 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51142 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50663 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50586 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51197 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 2609472479500 # Total gap between requests +system.physmem.totGap 2608774377500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 6673 # Categorize read packet sizes +system.physmem.readPktSize::2 6676 # Categorize read packet sizes system.physmem.readPktSize::3 15335424 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 151931 # Categorize read packet sizes +system.physmem.readPktSize::6 151912 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes system.physmem.writePktSize::1 0 # categorize write packet sizes -system.physmem.writePktSize::2 754067 # categorize write packet sizes +system.physmem.writePktSize::2 754035 # categorize write packet sizes system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 57385 # categorize write packet sizes +system.physmem.writePktSize::6 57362 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -130,26 +130,26 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4517 # categorize neither packet sizes +system.physmem.neitherpktsize::6 4515 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 1117981 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 962159 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 962420 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 998543 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2811240 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2816443 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5545406 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 36112 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 30744 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 30521 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 30516 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 58787 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 30559 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 58397 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 2158 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1941 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 75 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 1116413 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 960010 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 974367 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3651904 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2754719 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2759720 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2733933 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 61766 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 60421 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 111612 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 162702 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 111491 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 8813 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 8742 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8677 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 8643 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 53 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -166,30 +166,30 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 35453 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 35426 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 35407 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 35396 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 35377 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 35365 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 35352 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 35336 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 35316 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 35437 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 35422 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 35405 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 35390 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 35375 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 35363 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 35347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 35331 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 35321 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 35304 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 35296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 35282 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 35300 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 35287 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35272 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 35257 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35242 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35230 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 35218 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 35202 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 35180 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35161 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 35144 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35125 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35114 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35243 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35231 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 35210 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 35193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 35169 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35156 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 35140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 35124 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35107 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 13 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see @@ -199,27 +199,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 286738639625 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 365542479625 # Sum of mem lat for all requests -system.physmem.totBusLat 61976008000 # Total cycles spent in databus access -system.physmem.totBankLat 16827832000 # Total cycles spent in bank access -system.physmem.avgQLat 18506.43 # Average queueing delay per request -system.physmem.avgBankLat 1086.09 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 23592.52 # Average memory access latency -system.physmem.avgRdBW 380.01 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 19.90 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 50.75 # Average consumed read bandwidth in MB/s +system.physmem.totQLat 338341857800 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 433208122800 # Sum of mem lat for all requests +system.physmem.totBusLat 77469930000 # Total cycles spent in databus access +system.physmem.totBankLat 17396335000 # Total cycles spent in bank access +system.physmem.avgQLat 21836.98 # Average queueing delay per request +system.physmem.avgBankLat 1122.78 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 27959.76 # Average memory access latency +system.physmem.avgRdBW 380.11 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 19.91 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 50.76 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 2.56 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 2.50 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.14 # Average read queue length over time -system.physmem.avgWrQLen 1.25 # Average write queue length over time -system.physmem.readRowHits 15452119 # Number of row buffer hits during reads -system.physmem.writeRowHits 785190 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.73 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 96.76 # Row buffer hit rate for writes -system.physmem.avgGap 160036.53 # Average gap between requests +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 3.13 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.17 # Average read queue length over time +system.physmem.avgWrQLen 1.24 # Average write queue length over time +system.physmem.readRowHits 15419486 # Number of row buffer hits during reads +system.physmem.writeRowHits 793977 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 97.85 # Row buffer hit rate for writes +system.physmem.avgGap 159994.42 # Average gap between requests system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory @@ -232,205 +232,205 @@ system.realview.nvmem.bw_inst_read::cpu0.inst 8 system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 61820 # number of replacements -system.l2c.tagsinuse 50921.903557 # Cycle average of tags in use -system.l2c.total_refs 1697937 # Total number of references to valid blocks. -system.l2c.sampled_refs 127204 # Sample count of references to valid blocks. -system.l2c.avg_refs 13.348142 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2557805301500 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 37911.972595 # Average occupied blocks per requestor +system.l2c.replacements 61800 # number of replacements +system.l2c.tagsinuse 50918.253702 # Cycle average of tags in use +system.l2c.total_refs 1698591 # Total number of references to valid blocks. +system.l2c.sampled_refs 127185 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.355278 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2557152484500 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 37907.717848 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.dtb.walker 0.000184 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 0.000639 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 3578.783807 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 2862.372936 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 3416.906879 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 3151.866517 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.578491 # Average percentage of cache occupancy +system.l2c.occ_blocks::cpu0.itb.walker 0.000642 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4327.115126 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3096.490855 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 2668.881351 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 2918.047697 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.578426 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.054608 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.043676 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.052138 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.048094 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.777007 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 9713 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 3454 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 390514 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 186540 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 9847 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 3624 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 453502 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 184024 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1241218 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 596393 # number of Writeback hits -system.l2c.Writeback_hits::total 596393 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 17 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 9 # number of UpgradeReq hits +system.l2c.occ_percent::cpu0.inst 0.066027 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.047249 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.040724 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.044526 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.776951 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 10142 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3715 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 409497 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 188260 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 9560 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 3405 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 434855 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 182318 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1241752 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 596435 # number of Writeback hits +system.l2c.Writeback_hits::total 596435 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 11 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 15 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 55901 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 58662 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 114563 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 9713 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 3454 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 390514 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 242441 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 9847 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 3624 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 453502 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 242686 # number of demand (read+write) hits -system.l2c.demand_hits::total 1355781 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 9713 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 3454 # number of overall hits -system.l2c.overall_hits::cpu0.inst 390514 # number of overall hits -system.l2c.overall_hits::cpu0.data 242441 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 9847 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 3624 # number of overall hits -system.l2c.overall_hits::cpu1.inst 453502 # number of overall hits -system.l2c.overall_hits::cpu1.data 242686 # number of overall hits -system.l2c.overall_hits::total 1355781 # number of overall hits +system.l2c.ReadExReq_hits::cpu0.data 57590 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 56979 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 114569 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 10142 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3715 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 409497 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 245850 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 9560 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 3405 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 434855 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 239297 # number of demand (read+write) hits +system.l2c.demand_hits::total 1356321 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 10142 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3715 # number of overall hits +system.l2c.overall_hits::cpu0.inst 409497 # number of overall hits +system.l2c.overall_hits::cpu0.data 245850 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 9560 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 3405 # number of overall hits +system.l2c.overall_hits::cpu1.inst 434855 # number of overall hits +system.l2c.overall_hits::cpu1.data 239297 # number of overall hits +system.l2c.overall_hits::total 1356321 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 5042 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 5096 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 5563 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4755 # number of ReadReq misses -system.l2c.ReadReq_misses::total 20459 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1441 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1437 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2878 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 65351 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 67760 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133111 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu0.inst 6138 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 5512 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 4467 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4338 # number of ReadReq misses +system.l2c.ReadReq_misses::total 20458 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1394 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1477 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2871 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 65401 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 67697 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133098 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 5042 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 70447 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 5563 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 72515 # number of demand (read+write) misses -system.l2c.demand_misses::total 153570 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 6138 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 70913 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 4467 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 72035 # number of demand (read+write) misses +system.l2c.demand_misses::total 153556 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 5042 # number of overall misses -system.l2c.overall_misses::cpu0.data 70447 # number of overall misses -system.l2c.overall_misses::cpu1.inst 5563 # number of overall misses -system.l2c.overall_misses::cpu1.data 72515 # number of overall misses -system.l2c.overall_misses::total 153570 # number of overall misses +system.l2c.overall_misses::cpu0.inst 6138 # number of overall misses +system.l2c.overall_misses::cpu0.data 70913 # number of overall misses +system.l2c.overall_misses::cpu1.inst 4467 # number of overall misses +system.l2c.overall_misses::cpu1.data 72035 # number of overall misses +system.l2c.overall_misses::total 153556 # number of overall misses system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 69000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 67500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 248651500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 257607500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 276465500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 252538000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1035399000 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 157500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 296000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 453500 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 2926690000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 3113971500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 6040661500 # number of ReadExReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 82500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 318096500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 286803500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 246123500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 241819000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1092994000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 227000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 228000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 455000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 2952460500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 3124906000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 6077366500 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu0.dtb.walker 69000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 67500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 248651500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3184297500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 276465500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 3366509500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 7076060500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 82500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 318096500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3239264000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 246123500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 3366725000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 7170360500 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu0.dtb.walker 69000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 67500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 248651500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3184297500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 276465500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 3366509500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 7076060500 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 9714 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 3456 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 395556 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 191636 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 9847 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 3624 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 459065 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 188779 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1261677 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 596393 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 596393 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1458 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1446 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2904 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 121252 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 126422 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247674 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 9714 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 3456 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 395556 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 312888 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 9847 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 3624 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 459065 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 315201 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1509351 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 9714 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 3456 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 395556 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 312888 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 9847 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 3624 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 459065 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 315201 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1509351 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000103 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000579 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.012747 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.026592 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.012118 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.025188 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016216 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.988340 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.993776 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.991047 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.538968 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.535983 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.537444 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000103 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000579 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.012747 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.225151 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.012118 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.230060 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.101746 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000103 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000579 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.012747 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.225151 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.012118 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.230060 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.101746 # miss rate for overall accesses +system.l2c.overall_miss_latency::cpu0.itb.walker 82500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 318096500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3239264000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 246123500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 3366725000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 7170360500 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 10143 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3717 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 415635 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 193772 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 9560 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 3405 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 439322 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 186656 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1262210 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 596435 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 596435 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1405 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1492 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2897 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 122991 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 124676 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247667 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 10143 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3717 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 415635 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 316763 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 9560 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 3405 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 439322 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 311332 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1509877 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 10143 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3717 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 415635 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 316763 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 9560 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 3405 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 439322 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 311332 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1509877 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000099 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000538 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014768 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.028446 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010168 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.023241 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016208 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.992171 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.989946 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.991025 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.531754 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.542983 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.537407 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000099 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000538 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014768 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.223868 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010168 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.231377 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.101701 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000099 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000538 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014768 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.223868 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010168 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.231377 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.101701 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 69000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 33750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 49316.045220 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 50550.922292 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 49697.195758 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 53109.989485 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 50608.485263 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 109.299098 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 205.984690 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 157.574705 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 44784.165506 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 45955.895809 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 45380.633456 # average ReadExReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 41250 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 51824.128381 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 52032.565312 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 55098.164316 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 55744.352236 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 53426.239124 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 162.840746 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 154.366960 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 158.481365 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 45143.965689 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 46160.184351 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 45660.840133 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 33750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 49316.045220 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 45201.321561 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 49697.195758 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 46425.008619 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 46077.101647 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 51824.128381 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 45679.409981 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 55098.164316 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 46737.349899 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 46695.410795 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 33750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 49316.045220 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 45201.321561 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 49697.195758 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 46425.008619 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 46077.101647 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 51824.128381 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 45679.409981 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 55098.164316 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 46737.349899 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 46695.410795 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -439,131 +439,131 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 57385 # number of writebacks -system.l2c.writebacks::total 57385 # number of writebacks +system.l2c.writebacks::writebacks 57362 # number of writebacks +system.l2c.writebacks::total 57362 # number of writebacks system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 5042 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 5096 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 5563 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4755 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 20459 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1441 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1437 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2878 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 65351 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 67760 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 133111 # number of ReadExReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 6138 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 5512 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 4467 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 4338 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 20458 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1394 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1477 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2871 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 65401 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 67697 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 133098 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu0.dtb.walker 1 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 5042 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 70447 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 5563 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 72515 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 153570 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 6138 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 70913 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 4467 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 72035 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 153556 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.dtb.walker 1 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 5042 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 70447 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 5563 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 72515 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 153570 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 56002 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 42004 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 184664530 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 192314139 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 205852055 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 191753450 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 774682180 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 14466412 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14371437 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 28837849 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2097339236 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2255705289 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 4353044525 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 56002 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 42004 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 184664530 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2289653375 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 205852055 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 2447458739 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 5127726705 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 56002 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 42004 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 184664530 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2289653375 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 205852055 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 2447458739 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 5127726705 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 197466551 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 84525516564 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82169986021 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 166892969136 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4630774338 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 4531933372 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 9162707710 # number of WriteReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76004 # number of LoadLockedReq MSHR uncacheable cycles -system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76004 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.overall_mshr_misses::cpu0.inst 6138 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 70913 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 4467 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 72035 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 153556 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 56252 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 57504 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 241157706 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 218147951 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 190156606 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 187657351 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 837233370 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 13941394 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14811949 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 28753343 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2130052049 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2272372420 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 4402424469 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 56252 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 57504 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 241157706 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2348200000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 190156606 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 2460029771 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 5239657839 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 56252 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 57504 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 241157706 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2348200000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 190156606 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 2460029771 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 5239657839 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 209122550 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83655977314 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83046075777 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 166911175641 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4790521424 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 4370138455 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 9160659879 # number of WriteReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76254 # number of LoadLockedReq MSHR uncacheable cycles +system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76254 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 197466551 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 89156290902 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 86701919393 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 176055676846 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000103 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000579 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.012747 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.026592 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.012118 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.025188 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.016216 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.988340 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.993776 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.991047 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.538968 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.535983 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.537444 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000103 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000579 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.012747 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.225151 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012118 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.230060 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.101746 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000103 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000579 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.012747 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.225151 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012118 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.230060 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.101746 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 56002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 21002 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 36625.253868 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 37738.253336 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 37003.784828 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40326.698212 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 37865.104844 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10039.147814 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10020.100417 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 32093.452832 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 33289.629413 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 32702.365131 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 56002 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 21002 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 36625.253868 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 32501.786804 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 37003.784828 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33751.068593 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 33390.158918 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 56002 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 21002 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 36625.253868 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 32501.786804 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 37003.784828 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33751.068593 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 33390.158918 # average overall mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 209122550 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 88446498738 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 87416214232 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 176071835520 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000099 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000538 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.014768 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.028446 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010168 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.023241 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.016208 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.992171 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.989946 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.991025 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.531754 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.542983 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.537407 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000099 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000538 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014768 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.223868 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010168 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.231377 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.101701 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000099 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000538 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014768 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.223868 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010168 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.231377 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.101701 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 56252 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 28752 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 39289.297165 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 39576.914187 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 42569.197672 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 43258.955970 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 40924.497507 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10028.401490 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10015.096830 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 32569.105197 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 33566.811232 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 33076.563652 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 56252 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 28752 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 39289.297165 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 33113.815520 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 42569.197672 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 34150.479225 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 34122.130291 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 56252 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 28752 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 39289.297165 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 33113.815520 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 42569.197672 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 34150.479225 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 34122.130291 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -588,135 +588,135 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7346324 # DTB read hits -system.cpu0.dtb.read_misses 6876 # DTB read misses -system.cpu0.dtb.write_hits 5393725 # DTB write hits -system.cpu0.dtb.write_misses 1788 # DTB write misses -system.cpu0.dtb.flush_tlb 1277 # Number of times complete TLB was flushed +system.cpu0.dtb.read_hits 7507423 # DTB read hits +system.cpu0.dtb.read_misses 6880 # DTB read misses +system.cpu0.dtb.write_hits 5552288 # DTB write hits +system.cpu0.dtb.write_misses 1844 # DTB write misses +system.cpu0.dtb.flush_tlb 1276 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 739 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.flush_tlb_asid 29 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 6380 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_tlb_mva_asid 721 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 6531 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 138 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 127 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 236 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 7353200 # DTB read accesses -system.cpu0.dtb.write_accesses 5395513 # DTB write accesses +system.cpu0.dtb.perms_faults 245 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 7514303 # DTB read accesses +system.cpu0.dtb.write_accesses 5554132 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 12740049 # DTB hits -system.cpu0.dtb.misses 8664 # DTB misses -system.cpu0.dtb.accesses 12748713 # DTB accesses -system.cpu0.itb.inst_hits 30077314 # ITB inst hits -system.cpu0.itb.inst_misses 3618 # ITB inst misses +system.cpu0.dtb.hits 13059711 # DTB hits +system.cpu0.dtb.misses 8724 # DTB misses +system.cpu0.dtb.accesses 13068435 # DTB accesses +system.cpu0.itb.inst_hits 30766737 # ITB inst hits +system.cpu0.itb.inst_misses 3610 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses -system.cpu0.itb.flush_tlb 1277 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb 1276 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 739 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.flush_tlb_asid 29 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2643 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_tlb_mva_asid 721 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 2714 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 30080932 # ITB inst accesses -system.cpu0.itb.hits 30077314 # DTB hits -system.cpu0.itb.misses 3618 # DTB misses -system.cpu0.itb.accesses 30080932 # DTB accesses -system.cpu0.numCycles 2667978103 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 30770347 # ITB inst accesses +system.cpu0.itb.hits 30766737 # DTB hits +system.cpu0.itb.misses 3610 # DTB misses +system.cpu0.itb.accesses 30770347 # DTB accesses +system.cpu0.numCycles 2552892042 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 29443364 # Number of instructions committed -system.cpu0.committedOps 37313873 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 33552683 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 4308 # Number of float alu accesses -system.cpu0.num_func_calls 997498 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 3872350 # number of instructions that are conditional controls -system.cpu0.num_int_insts 33552683 # number of integer instructions -system.cpu0.num_fp_insts 4308 # number of float instructions -system.cpu0.num_int_register_reads 192457043 # number of times the integer registers were read -system.cpu0.num_int_register_writes 36187608 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 3214 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 1096 # number of times the floating registers were written -system.cpu0.num_mem_refs 13317945 # number of memory refs -system.cpu0.num_load_insts 7675788 # Number of load instructions -system.cpu0.num_store_insts 5642157 # Number of store instructions -system.cpu0.num_idle_cycles 1511306252.685236 # Number of idle cycles -system.cpu0.num_busy_cycles 1156671850.314764 # Number of busy cycles -system.cpu0.not_idle_fraction 0.433539 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.566461 # Percentage of idle cycles +system.cpu0.committedInsts 30144083 # Number of instructions committed +system.cpu0.committedOps 38293118 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 34424567 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 5276 # Number of float alu accesses +system.cpu0.num_func_calls 1041312 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4017319 # number of instructions that are conditional controls +system.cpu0.num_int_insts 34424567 # number of integer instructions +system.cpu0.num_fp_insts 5276 # number of float instructions +system.cpu0.num_int_register_reads 197342497 # number of times the integer registers were read +system.cpu0.num_int_register_writes 37147622 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 3922 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 1356 # number of times the floating registers were written +system.cpu0.num_mem_refs 13659512 # number of memory refs +system.cpu0.num_load_insts 7847120 # Number of load instructions +system.cpu0.num_store_insts 5812392 # Number of store instructions +system.cpu0.num_idle_cycles 3486759367.777020 # Number of idle cycles +system.cpu0.num_busy_cycles -933867325.777020 # Number of busy cycles +system.cpu0.not_idle_fraction -0.365808 # Percentage of non-idle cycles +system.cpu0.idle_fraction 1.365808 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 83014 # number of quiesce instructions executed -system.cpu0.icache.replacements 855749 # number of replacements -system.cpu0.icache.tagsinuse 510.984146 # Cycle average of tags in use -system.cpu0.icache.total_refs 60643040 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 856261 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 70.823078 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 18731806000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 165.100321 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 345.883825 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.322462 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.675554 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.998016 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 29681003 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 30962037 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 60643040 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 29681003 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 30962037 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 60643040 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 29681003 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 30962037 # number of overall hits -system.cpu0.icache.overall_hits::total 60643040 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 396311 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 459950 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 856261 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 396311 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 459950 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 856261 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 396311 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 459950 # number of overall misses -system.cpu0.icache.overall_misses::total 856261 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5359552000 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6210691500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 11570243500 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5359552000 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 6210691500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 11570243500 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5359552000 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 6210691500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 11570243500 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 30077314 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 31421987 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 61499301 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 30077314 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 31421987 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 61499301 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 30077314 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 31421987 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 61499301 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013176 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014638 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.013923 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013176 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014638 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.013923 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013176 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014638 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.013923 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13523.601414 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13502.970975 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13512.519547 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13523.601414 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13502.970975 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13512.519547 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13523.601414 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13502.970975 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13512.519547 # average overall miss latency +system.cpu0.kern.inst.quiesce 83016 # number of quiesce instructions executed +system.cpu0.icache.replacements 856082 # number of replacements +system.cpu0.icache.tagsinuse 510.977353 # Cycle average of tags in use +system.cpu0.icache.total_refs 60644038 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 856594 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 70.796711 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 18804733000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 354.105005 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 156.872348 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.691611 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.306391 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998003 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 30350365 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 30293673 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 60644038 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 30350365 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 30293673 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 60644038 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 30350365 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 30293673 # number of overall hits +system.cpu0.icache.overall_hits::total 60644038 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 416372 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 440222 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 856594 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 416372 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 440222 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 856594 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 416372 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 440222 # number of overall misses +system.cpu0.icache.overall_misses::total 856594 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5679878500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 5933784000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 11613662500 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 5679878500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 5933784000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 11613662500 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 5679878500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 5933784000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 11613662500 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 30766737 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 30733895 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 61500632 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 30766737 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 30733895 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 61500632 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 30766737 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 30733895 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 61500632 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013533 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014324 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.013928 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013533 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014324 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.013928 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013533 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014324 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.013928 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13641.355567 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13479.071923 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13557.954527 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13641.355567 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13479.071923 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13557.954527 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13641.355567 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13479.071923 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13557.954527 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -725,158 +725,158 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 396311 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 459950 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 856261 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 396311 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 459950 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 856261 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 396311 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 459950 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 856261 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4566930000 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5290791500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 9857721500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4566930000 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5290791500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 9857721500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4566930000 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5290791500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 9857721500 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 288141500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 288141500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 288141500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 288141500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013176 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014638 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013923 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013176 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014638 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.013923 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013176 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014638 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.013923 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11523.601414 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11502.970975 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11512.519547 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11523.601414 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11502.970975 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11512.519547 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11523.601414 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11502.970975 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11512.519547 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 416372 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 440222 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 856594 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 416372 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 440222 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 856594 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 416372 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 440222 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 856594 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4847134500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5053340000 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 9900474500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4847134500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5053340000 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 9900474500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4847134500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5053340000 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 9900474500 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 298856500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 298856500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 298856500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 298856500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013533 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014324 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013928 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013533 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014324 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.013928 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013533 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014324 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.013928 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11641.355567 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11479.071923 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11557.954527 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11641.355567 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11479.071923 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11557.954527 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11641.355567 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11479.071923 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11557.954527 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 627576 # number of replacements -system.cpu0.dcache.tagsinuse 511.914984 # Cycle average of tags in use -system.cpu0.dcache.total_refs 23658480 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 628088 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 37.667461 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 460735000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 142.165809 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 369.749176 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.277668 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.722166 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.999834 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6448677 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 6748535 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13197212 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4778089 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 5196213 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9974302 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 105697 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 130631 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 236328 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 111573 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 136161 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247734 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11226766 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 11944748 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 23171514 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11226766 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 11944748 # number of overall hits -system.cpu0.dcache.overall_hits::total 23171514 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 185759 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 183249 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 369008 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 122710 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 127868 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 250578 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5877 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5530 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11407 # number of LoadLockedReq misses -system.cpu0.dcache.demand_misses::cpu0.data 308469 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 311117 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 619586 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 308469 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 311117 # number of overall misses -system.cpu0.dcache.overall_misses::total 619586 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2627565000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2598558000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5226123000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 3886745500 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4117005000 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 8003750500 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 81831500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 73520000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 155351500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 6514310500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 6715563000 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 13229873500 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 6514310500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 6715563000 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 13229873500 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6634436 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 6931784 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13566220 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4900799 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 5324081 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10224880 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 111574 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 136161 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 247735 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 111573 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 136161 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247734 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 11535235 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 12255865 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 23791100 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 11535235 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 12255865 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 23791100 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027999 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026436 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.027201 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.025039 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.024017 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.024507 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.052674 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.040614 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046045 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026741 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025385 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.026043 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026741 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025385 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.026043 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14145.021237 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14180.475746 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14162.627911 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 31674.236004 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 32197.305033 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 31941.154052 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13924.025864 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13294.755877 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13618.962041 # average LoadLockedReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21118.201505 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21585.329635 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 21352.763781 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21118.201505 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21585.329635 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 21352.763781 # average overall miss latency +system.cpu0.dcache.replacements 627582 # number of replacements +system.cpu0.dcache.tagsinuse 511.912781 # Cycle average of tags in use +system.cpu0.dcache.total_refs 23658997 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 628094 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 37.667924 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 472186000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 366.656660 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 145.256121 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.716126 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.283703 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.999830 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 6610551 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6586942 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13197493 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4931268 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 5043253 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9974521 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 109193 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 127143 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 236336 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 114800 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 132950 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247750 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 11541819 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 11630195 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 23172014 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 11541819 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 11630195 # number of overall hits +system.cpu0.dcache.overall_hits::total 23172014 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 188165 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 180848 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 369013 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 124396 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 126168 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 250564 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5607 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5808 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 11415 # number of LoadLockedReq misses +system.cpu0.dcache.demand_misses::cpu0.data 312561 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 307016 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 619577 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 312561 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 307016 # number of overall misses +system.cpu0.dcache.overall_misses::total 619577 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2684596500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2560064500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5244661000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 3933387000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4106921000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 8040308000 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 77883000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 77590000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 155473000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 6617983500 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 6666985500 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 13284969000 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 6617983500 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 6666985500 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 13284969000 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6798716 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 6767790 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13566506 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5055664 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 5169421 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10225085 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 114800 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 132951 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 247751 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 114800 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 132950 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247750 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 11854380 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 11937211 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 23791591 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 11854380 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 11937211 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 23791591 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027677 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026722 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.027200 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024605 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.024407 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.024505 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048841 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.043685 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046074 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026367 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025719 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.026042 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026367 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025719 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.026042 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14267.246831 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14155.890582 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14212.672724 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 31619.883276 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 32551.209498 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 32088.839578 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13890.315677 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13359.159780 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13620.061323 # average LoadLockedReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21173.414150 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21715.433398 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 21441.998331 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21173.414150 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21715.433398 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 21441.998331 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -885,81 +885,81 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 596393 # number of writebacks -system.cpu0.dcache.writebacks::total 596393 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 185759 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 183249 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 369008 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 122710 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 127868 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 250578 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5877 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5530 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11407 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 308469 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 311117 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 619586 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 308469 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 311117 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 619586 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2256047000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2232060000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4488107000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3641325500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3861269000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7502594500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 70077500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 62460000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 132537500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 5897372500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6093329000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 11990701500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 5897372500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6093329000 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 11990701500 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 92330241000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 89759244500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182089485500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 9446181000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 9255751500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 18701932500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.writebacks::writebacks 596435 # number of writebacks +system.cpu0.dcache.writebacks::total 596435 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188165 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 180848 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 369013 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 124396 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 126168 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 250564 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5607 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5808 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11415 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 312561 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 307016 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 619577 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 312561 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 307016 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 619577 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2308266500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2198368500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4506635000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3684595000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3854585000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7539180000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66669000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 65974000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 132643000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 5992861500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6052953500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 12045815000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 5992861500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6052953500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 12045815000 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91377449500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90718593500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182096043000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 9611433000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 9088267500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 18699700500 # number of WriteReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 117500 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 117500 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 101776422000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 99014996000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 200791418000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027999 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026436 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027201 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.025039 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.024017 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024507 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.052674 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.040614 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046045 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026741 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025385 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.026043 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026741 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025385 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.026043 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12145.021237 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12180.475746 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12162.627911 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29674.236004 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30197.305033 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29941.154052 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11924.025864 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11294.755877 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11618.962041 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19118.201505 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 19585.329635 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19352.763781 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19118.201505 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19585.329635 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19352.763781 # average overall mshr miss latency +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 100988882500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 99806861000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 200795743500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027677 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026722 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027200 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024605 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.024407 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024505 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.048841 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.043685 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046074 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026367 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025719 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.026042 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026367 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025719 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.026042 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12267.246831 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12155.890582 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12212.672724 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29619.883276 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30551.209498 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30088.839578 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11890.315677 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11359.159780 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11620.061323 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19173.414150 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 19715.433398 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19441.998331 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19173.414150 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19715.433398 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19441.998331 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -976,68 +976,68 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 7651718 # DTB read hits -system.cpu1.dtb.read_misses 6996 # DTB read misses -system.cpu1.dtb.write_hits 5838563 # DTB write hits -system.cpu1.dtb.write_misses 1808 # DTB write misses -system.cpu1.dtb.flush_tlb 1276 # Number of times complete TLB was flushed +system.cpu1.dtb.read_hits 7490923 # DTB read hits +system.cpu1.dtb.read_misses 7080 # DTB read misses +system.cpu1.dtb.write_hits 5680189 # DTB write hits +system.cpu1.dtb.write_misses 1780 # DTB write misses +system.cpu1.dtb.flush_tlb 1275 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 700 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.flush_tlb_asid 34 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 6464 # Number of entries that have been flushed from TLB +system.cpu1.dtb.flush_tlb_mva_asid 718 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 6451 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 130 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 157 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 216 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 7658714 # DTB read accesses -system.cpu1.dtb.write_accesses 5840371 # DTB write accesses +system.cpu1.dtb.perms_faults 207 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 7498003 # DTB read accesses +system.cpu1.dtb.write_accesses 5681969 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 13490281 # DTB hits -system.cpu1.dtb.misses 8804 # DTB misses -system.cpu1.dtb.accesses 13499085 # DTB accesses -system.cpu1.itb.inst_hits 31421987 # ITB inst hits -system.cpu1.itb.inst_misses 3616 # ITB inst misses +system.cpu1.dtb.hits 13171112 # DTB hits +system.cpu1.dtb.misses 8860 # DTB misses +system.cpu1.dtb.accesses 13179972 # DTB accesses +system.cpu1.itb.inst_hits 30733895 # ITB inst hits +system.cpu1.itb.inst_misses 3661 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses -system.cpu1.itb.flush_tlb 1276 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb 1275 # Number of times complete TLB was flushed system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 700 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.flush_tlb_asid 34 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 2808 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_tlb_mva_asid 718 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 2756 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 31425603 # ITB inst accesses -system.cpu1.itb.hits 31421987 # DTB hits -system.cpu1.itb.misses 3616 # DTB misses -system.cpu1.itb.accesses 31425603 # DTB accesses -system.cpu1.numCycles 2550975631 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 30737556 # ITB inst accesses +system.cpu1.itb.hits 30733895 # DTB hits +system.cpu1.itb.misses 3661 # DTB misses +system.cpu1.itb.accesses 30737556 # DTB accesses +system.cpu1.numCycles 2664665536 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 30761879 # Number of instructions committed -system.cpu1.committedOps 39296860 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 35324832 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 5961 # Number of float alu accesses -system.cpu1.num_func_calls 1142639 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 4076383 # number of instructions that are conditional controls -system.cpu1.num_int_insts 35324832 # number of integer instructions -system.cpu1.num_fp_insts 5961 # number of float instructions -system.cpu1.num_int_register_reads 202353181 # number of times the integer registers were read -system.cpu1.num_int_register_writes 37998347 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 4279 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 1684 # number of times the floating registers were written -system.cpu1.num_mem_refs 14079956 # number of memory refs -system.cpu1.num_load_insts 7986446 # Number of load instructions -system.cpu1.num_store_insts 6093510 # Number of store instructions -system.cpu1.num_idle_cycles 3341647478.137703 # Number of idle cycles -system.cpu1.num_busy_cycles -790671847.137703 # Number of busy cycles -system.cpu1.not_idle_fraction -0.309949 # Percentage of non-idle cycles -system.cpu1.idle_fraction 1.309949 # Percentage of idle cycles +system.cpu1.committedInsts 30062453 # Number of instructions committed +system.cpu1.committedOps 38319221 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 34454483 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 4993 # Number of float alu accesses +system.cpu1.num_func_calls 1098871 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 3931518 # number of instructions that are conditional controls +system.cpu1.num_int_insts 34454483 # number of integer instructions +system.cpu1.num_fp_insts 4993 # number of float instructions +system.cpu1.num_int_register_reads 197476279 # number of times the integer registers were read +system.cpu1.num_int_register_writes 37039984 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 3571 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 1424 # number of times the floating registers were written +system.cpu1.num_mem_refs 13738954 # number of memory refs +system.cpu1.num_load_insts 7815473 # Number of load instructions +system.cpu1.num_store_insts 5923481 # Number of store instructions +system.cpu1.num_idle_cycles 1359992851.787481 # Number of idle cycles +system.cpu1.num_busy_cycles 1304672684.212520 # Number of busy cycles +system.cpu1.not_idle_fraction 0.489620 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.510380 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed system.iocache.replacements 0 # number of replacements @@ -1054,10 +1054,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1128670778319 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1128670778319 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1128670778319 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1128670778319 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1196180344448 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1196180344448 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1196180344448 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1196180344448 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt index 5af891b0b..dd60f3acd 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt @@ -1,102 +1,102 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.136818 # Number of seconds simulated -sim_ticks 5136817990000 # Number of ticks simulated -final_tick 5136817990000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.136862 # Number of seconds simulated +sim_ticks 5136862311000 # Number of ticks simulated +final_tick 5136862311000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 121455 # Simulator instruction rate (inst/s) -host_op_rate 240079 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1529355788 # Simulator tick rate (ticks/s) -host_mem_usage 804152 # Number of bytes of host memory used -host_seconds 3358.81 # Real time elapsed on the host -sim_insts 407944006 # Number of instructions simulated -sim_ops 806380994 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::pc.south_bridge.ide 2472512 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 3008 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 384 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 1073088 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10819392 # Number of bytes read from this memory -system.physmem.bytes_read::total 14368384 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1073088 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1073088 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9566592 # Number of bytes written to this memory -system.physmem.bytes_written::total 9566592 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 38633 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 47 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 6 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 16767 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 169053 # Number of read requests responded to by this memory -system.physmem.num_reads::total 224506 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 149478 # Number of write requests responded to by this memory -system.physmem.num_writes::total 149478 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 481331 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 586 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 75 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 208901 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2106244 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2797137 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 208901 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 208901 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1862358 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1862358 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1862358 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 481331 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 586 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 75 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 208901 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2106244 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4659495 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 224506 # Total number of read requests seen -system.physmem.writeReqs 149478 # Total number of write requests seen -system.physmem.cpureqs 388421 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 14368384 # Total number of bytes read from memory -system.physmem.bytesWritten 9566592 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 14368384 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 9566592 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 103 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4169 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 13472 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 14748 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 12720 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 14632 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 13467 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 14703 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 13182 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 14524 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 13510 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 15204 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 14041 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 14883 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 13300 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 14411 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 12663 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 14943 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 8673 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 10212 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 8057 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 10082 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 8656 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 10024 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 8415 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 9887 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 8846 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 10505 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 9296 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 10166 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 8640 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 9822 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 8034 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 10163 # Track writes on a per bank basis +host_inst_rate 202420 # Simulator instruction rate (inst/s) +host_op_rate 400133 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2548945395 # Simulator tick rate (ticks/s) +host_mem_usage 760276 # Number of bytes of host memory used +host_seconds 2015.29 # Real time elapsed on the host +sim_insts 407935752 # Number of instructions simulated +sim_ops 806383618 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::pc.south_bridge.ide 2490880 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 3392 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 448 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 1078272 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10788032 # Number of bytes read from this memory +system.physmem.bytes_read::total 14361024 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1078272 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1078272 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 9547840 # Number of bytes written to this memory +system.physmem.bytes_written::total 9547840 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 38920 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 53 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 7 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 16848 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 168563 # Number of read requests responded to by this memory +system.physmem.num_reads::total 224391 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 149185 # Number of write requests responded to by this memory +system.physmem.num_writes::total 149185 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 484903 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 660 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 87 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 209909 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2100121 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2795680 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 209909 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 209909 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1858691 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1858691 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1858691 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 484903 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 660 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 87 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 209909 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2100121 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4654371 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 224391 # Total number of read requests seen +system.physmem.writeReqs 149185 # Total number of write requests seen +system.physmem.cpureqs 388105 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 14361024 # Total number of bytes read from memory +system.physmem.bytesWritten 9547840 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 14361024 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 9547840 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 135 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 3903 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 14157 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 13127 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 13393 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 16573 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 13535 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 12962 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 13580 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 16342 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 13760 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 13186 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 13242 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 15501 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 13187 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 12719 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 13259 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 15733 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 9129 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 8570 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 8702 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 11948 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 8746 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 8430 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 8914 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 11741 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 8779 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 8505 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 8628 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 10975 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 8406 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 8212 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 8505 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 10995 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 164 # Number of times wr buffer was full causing retry -system.physmem.totGap 5136817938000 # Total gap between requests +system.physmem.numWrRetry 794 # Number of times wr buffer was full causing retry +system.physmem.totGap 5136862258500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 224506 # Categorize read packet sizes +system.physmem.readPktSize::6 224391 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -105,7 +105,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 149642 # categorize write packet sizes +system.physmem.writePktSize::6 149979 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -114,32 +114,32 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4169 # categorize neither packet sizes +system.physmem.neitherpktsize::6 3903 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 176041 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 21421 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 8452 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2850 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2802 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2098 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1307 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1461 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1335 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1298 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1186 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1137 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1093 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 856 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 418 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 228 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 108 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 76 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 57 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 16 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 173046 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 19422 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 7578 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3497 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3020 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2415 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1930 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1866 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1777 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1691 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1133 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1016 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 933 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 874 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 817 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 915 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 867 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 384 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 221 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 22 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -150,93 +150,93 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 5671 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 6355 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 6462 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 6480 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 6488 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 6495 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 6496 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 6497 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 6498 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 829 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 144 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 37 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 19 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 5322 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 5660 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 6306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 6395 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 6433 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 6455 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 6463 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 6468 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 6472 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6486 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 1165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 54 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 24 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 14 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 3338682949 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 7589868949 # Sum of mem lat for all requests -system.physmem.totBusLat 897612000 # Total cycles spent in databus access -system.physmem.totBankLat 3353574000 # Total cycles spent in bank access -system.physmem.avgQLat 14878.07 # Average queueing delay per request -system.physmem.avgBankLat 14944.43 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 33822.49 # Average memory access latency +system.physmem.totQLat 4730288859 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 9241012609 # Sum of mem lat for all requests +system.physmem.totBusLat 1121280000 # Total cycles spent in databus access +system.physmem.totBankLat 3389443750 # Total cycles spent in bank access +system.physmem.avgQLat 21093.25 # Average queueing delay per request +system.physmem.avgBankLat 15114.17 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 41207.43 # Average memory access latency system.physmem.avgRdBW 2.80 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 1.86 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 2.80 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 1.86 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.03 # Data bus utilization in percentage +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.04 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time -system.physmem.avgWrQLen 11.19 # Average write queue length over time -system.physmem.readRowHits 197567 # Number of row buffer hits during reads -system.physmem.writeRowHits 87961 # Number of row buffer hits during writes -system.physmem.readRowHitRate 88.04 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 58.85 # Row buffer hit rate for writes -system.physmem.avgGap 13735394.93 # Average gap between requests -system.iocache.replacements 47579 # number of replacements -system.iocache.tagsinuse 0.116428 # Cycle average of tags in use +system.physmem.avgWrQLen 12.83 # Average write queue length over time +system.physmem.readRowHits 193267 # Number of row buffer hits during reads +system.physmem.writeRowHits 105785 # Number of row buffer hits during writes +system.physmem.readRowHitRate 86.18 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 70.91 # Row buffer hit rate for writes +system.physmem.avgGap 13750514.64 # Average gap between requests +system.iocache.replacements 47583 # number of replacements +system.iocache.tagsinuse 0.137403 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. -system.iocache.sampled_refs 47595 # Sample count of references to valid blocks. +system.iocache.sampled_refs 47599 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 4991841370000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::pc.south_bridge.ide 0.116428 # Average occupied blocks per requestor -system.iocache.occ_percent::pc.south_bridge.ide 0.007277 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.007277 # Average percentage of cache occupancy -system.iocache.ReadReq_misses::pc.south_bridge.ide 914 # number of ReadReq misses -system.iocache.ReadReq_misses::total 914 # number of ReadReq misses +system.iocache.warmup_cycle 4991910569000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::pc.south_bridge.ide 0.137403 # Average occupied blocks per requestor +system.iocache.occ_percent::pc.south_bridge.ide 0.008588 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.008588 # Average percentage of cache occupancy +system.iocache.ReadReq_misses::pc.south_bridge.ide 912 # number of ReadReq misses +system.iocache.ReadReq_misses::total 912 # number of ReadReq misses system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47634 # number of demand (read+write) misses -system.iocache.demand_misses::total 47634 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47634 # number of overall misses -system.iocache.overall_misses::total 47634 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 143641932 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 143641932 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 8950549160 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 8950549160 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 9094191092 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 9094191092 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 9094191092 # number of overall miss cycles -system.iocache.overall_miss_latency::total 9094191092 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 914 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 914 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::pc.south_bridge.ide 47632 # number of demand (read+write) misses +system.iocache.demand_misses::total 47632 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 47632 # number of overall misses +system.iocache.overall_misses::total 47632 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 144324932 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 144324932 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 10020383160 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10020383160 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 10164708092 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10164708092 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 10164708092 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10164708092 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 912 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 912 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47634 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47634 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47634 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47634 # number of overall (read+write) accesses +system.iocache.demand_accesses::pc.south_bridge.ide 47632 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 47632 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 47632 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 47632 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses @@ -245,40 +245,40 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 157157.474836 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 157157.474836 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 191578.535103 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 191578.535103 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 190918.064660 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 190918.064660 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 190918.064660 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 190918.064660 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 54662 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 158251.021930 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 158251.021930 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 214477.379281 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 214477.379281 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 213400.824908 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 213400.824908 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 213400.824908 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 213400.824908 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 133472 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 7510 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 12161 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 7.278562 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.975413 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 46667 # number of writebacks -system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 914 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 914 # number of ReadReq MSHR misses +system.iocache.writebacks::writebacks 46673 # number of writebacks +system.iocache.writebacks::total 46673 # number of writebacks +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 912 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 912 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 47634 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 47634 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 47634 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 47634 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96083990 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 96083990 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 6518807893 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 6518807893 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 6614891883 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 6614891883 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 6614891883 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 6614891883 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::pc.south_bridge.ide 47632 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 47632 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 47632 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 47632 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96878242 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 96878242 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 7589579568 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 7589579568 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 7686457810 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 7686457810 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 7686457810 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 7686457810 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses @@ -287,18 +287,18 @@ system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 105124.715536 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 105124.715536 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 139529.278532 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 139529.278532 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 138869.124638 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 138869.124638 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 138869.124638 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 138869.124638 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 106226.142544 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 106226.142544 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 162448.192808 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 162448.192808 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161371.720902 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 161371.720902 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161371.720902 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 161371.720902 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). -system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD). +system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD). system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions. @@ -308,142 +308,142 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.cpu.branchPred.lookups 86252881 # Number of BP lookups -system.cpu.branchPred.condPredicted 86252881 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1115345 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 81384938 # Number of BTB lookups -system.cpu.branchPred.BTBHits 79240101 # Number of BTB hits +system.cpu.branchPred.lookups 86190273 # Number of BP lookups +system.cpu.branchPred.condPredicted 86190273 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1107531 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 81286866 # Number of BTB lookups +system.cpu.branchPred.BTBHits 79207834 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 97.364577 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 97.442352 # BTB Hit Percentage system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.numCycles 447901761 # number of cpu cycles simulated +system.cpu.numCycles 448143159 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 27570299 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 426189548 # Number of instructions fetch has processed -system.cpu.fetch.Branches 86252881 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 79240101 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 163642808 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4755358 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 112288 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 62866127 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 37152 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 52962 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 398 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 9042653 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 488997 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 3194 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 257883656 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 3.262433 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.418145 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 27503051 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 425930482 # Number of instructions fetch has processed +system.cpu.fetch.Branches 86190273 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 79207834 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 163575255 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 4699027 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 119359 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 63002200 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 36275 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 56191 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 501 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 9012986 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 485449 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 3601 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 257845073 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.261142 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.418049 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 94667319 36.71% 36.71% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1563412 0.61% 37.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 71921029 27.89% 65.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 936098 0.36% 65.57% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 1601572 0.62% 66.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 2435088 0.94% 67.13% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1080780 0.42% 67.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1378788 0.53% 68.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 82299570 31.91% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 94696195 36.73% 36.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1566516 0.61% 37.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 71918479 27.89% 65.23% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 936665 0.36% 65.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 1597376 0.62% 66.21% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 2419164 0.94% 67.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1071712 0.42% 67.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1371295 0.53% 68.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 82267671 31.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 257883656 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.192571 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.951525 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 31254353 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 60335803 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 159451505 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 3240373 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3601622 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 838158125 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 957 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3601622 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 34003643 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 37352024 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 10890553 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 159616474 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 12419340 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 834485567 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 19816 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 5811427 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4758263 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 7797 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 996045264 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1811616758 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1811616222 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 536 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 964358369 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 31686888 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 460019 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 467360 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 28800044 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 17105540 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 10151316 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1164746 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 891886 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 828333374 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1249979 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 823307593 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 149787 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 22280168 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 33846252 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 197115 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 257883656 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 3.192554 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.383898 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 257845073 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.192328 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.950434 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 31188651 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 60472166 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 159373926 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 3258089 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3552241 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 837743575 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 790 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3552241 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 33924496 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 37350938 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 11010617 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 159571112 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 12435669 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 834099694 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 18960 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 5861549 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4743149 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 8341 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 995593221 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1810589255 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1810588751 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 504 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 964361742 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 31231472 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 459351 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 467339 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 28773559 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 17056832 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 10125853 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1239786 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 991765 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 827988990 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1249374 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 823075347 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 149433 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 21943198 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 33340930 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 196529 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 257845073 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 3.192131 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.383978 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 71395205 27.69% 27.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 15462696 6.00% 33.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 10317630 4.00% 37.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 7483312 2.90% 40.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 75909298 29.44% 70.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 3861835 1.50% 71.52% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 72513968 28.12% 99.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 788170 0.31% 99.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 151542 0.06% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 71377289 27.68% 27.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 15522092 6.02% 33.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 10290654 3.99% 37.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 7462079 2.89% 40.59% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 75909573 29.44% 70.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 3836908 1.49% 71.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 72514603 28.12% 99.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 779740 0.30% 99.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 152135 0.06% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 257883656 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 257845073 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 365240 34.17% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.17% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 553441 51.78% 85.95% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 150145 14.05% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 361447 33.94% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.94% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 553013 51.93% 85.87% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 150537 14.13% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 311438 0.04% 0.04% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 795721586 96.65% 96.69% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 311265 0.04% 0.04% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 795546265 96.66% 96.69% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 0 0.00% 96.69% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 96.69% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.69% # Type of FU issued @@ -472,246 +472,246 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.69% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.69% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.69% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.69% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 17876340 2.17% 98.86% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 9398229 1.14% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 17838711 2.17% 98.86% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 9379106 1.14% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 823307593 # Type of FU issued -system.cpu.iq.rate 1.838143 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1068826 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.001298 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1905849140 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 851873423 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 818806890 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 220 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 250 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 54 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 824064883 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 98 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1642369 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 823075347 # Type of FU issued +system.cpu.iq.rate 1.836635 # Inst issue rate +system.cpu.iq.fu_busy_cnt 1064997 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.001294 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1905340193 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 851191548 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 818612199 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 185 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 230 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 50 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 823828994 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 85 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1638396 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 3123872 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 22910 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 11412 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1729878 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 3078783 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 22684 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 11490 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1711608 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 1932382 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 12176 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 1932396 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 11890 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3601622 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 26144135 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 2117005 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 829583353 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 307079 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 17105540 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 10151316 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 719112 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1614713 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 12810 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 11412 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 656230 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 596856 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1253086 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 821409782 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 17457108 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1897810 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3552241 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 26088999 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2114690 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 829238364 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 319607 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 17056832 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 10125853 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 718701 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1615260 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 11047 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 11490 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 650165 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 594804 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1244969 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 821209157 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 17428424 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1866189 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 26622226 # number of memory reference insts executed -system.cpu.iew.exec_branches 83220659 # Number of branches executed -system.cpu.iew.exec_stores 9165118 # Number of stores executed -system.cpu.iew.exec_rate 1.833906 # Inst execution rate -system.cpu.iew.wb_sent 820945177 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 818806944 # cumulative count of insts written-back -system.cpu.iew.wb_producers 639956313 # num instructions producing a value -system.cpu.iew.wb_consumers 1045834424 # num instructions consuming a value +system.cpu.iew.exec_refs 26576192 # number of memory reference insts executed +system.cpu.iew.exec_branches 83198528 # Number of branches executed +system.cpu.iew.exec_stores 9147768 # Number of stores executed +system.cpu.iew.exec_rate 1.832471 # Inst execution rate +system.cpu.iew.wb_sent 820748086 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 818612249 # cumulative count of insts written-back +system.cpu.iew.wb_producers 639805768 # num instructions producing a value +system.cpu.iew.wb_consumers 1045573656 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.828095 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.611910 # average fanout of values written-back +system.cpu.iew.wb_rate 1.826676 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.611918 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 23092364 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1052862 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1120067 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 254282034 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 3.171207 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.854640 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 22746956 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1052843 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 1113134 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 254292832 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 3.171083 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.853965 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 82542979 32.46% 32.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 11813450 4.65% 37.11% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3859102 1.52% 38.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 74953678 29.48% 68.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 2443754 0.96% 69.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1483333 0.58% 69.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 886403 0.35% 69.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 70916473 27.89% 97.88% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5382862 2.12% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 82512721 32.45% 32.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 11810250 4.64% 37.09% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3911409 1.54% 38.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 74946899 29.47% 68.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 2433458 0.96% 69.06% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1482000 0.58% 69.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 941049 0.37% 70.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 70920641 27.89% 97.90% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5334405 2.10% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 254282034 # Number of insts commited each cycle -system.cpu.commit.committedInsts 407944006 # Number of instructions committed -system.cpu.commit.committedOps 806380994 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 254292832 # Number of insts commited each cycle +system.cpu.commit.committedInsts 407935752 # Number of instructions committed +system.cpu.commit.committedOps 806383618 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 22403103 # Number of memory references committed -system.cpu.commit.loads 13981665 # Number of loads committed -system.cpu.commit.membars 473467 # Number of memory barriers committed -system.cpu.commit.branches 82194070 # Number of branches committed +system.cpu.commit.refs 22392291 # Number of memory references committed +system.cpu.commit.loads 13978046 # Number of loads committed +system.cpu.commit.membars 473511 # Number of memory barriers committed +system.cpu.commit.branches 82192705 # Number of branches committed system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu.commit.int_insts 735324556 # Number of committed integer instructions. +system.cpu.commit.int_insts 735323034 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 5382862 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 5334405 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1078294199 # The number of ROB reads -system.cpu.rob.rob_writes 1662567045 # The number of ROB writes -system.cpu.timesIdled 1221565 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 190018105 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 9825731637 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 407944006 # Number of Instructions Simulated -system.cpu.committedOps 806380994 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 407944006 # Number of Instructions Simulated -system.cpu.cpi 1.097949 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.097949 # CPI: Total CPI of All Threads -system.cpu.ipc 0.910789 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.910789 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1507043995 # number of integer regfile reads -system.cpu.int_regfile_writes 976998949 # number of integer regfile writes -system.cpu.fp_regfile_reads 54 # number of floating regfile reads -system.cpu.misc_regfile_reads 264734619 # number of misc regfile reads -system.cpu.misc_regfile_writes 402509 # number of misc regfile writes -system.cpu.icache.replacements 1054256 # number of replacements -system.cpu.icache.tagsinuse 510.988943 # Cycle average of tags in use -system.cpu.icache.total_refs 7923866 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1054768 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 7.512425 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 56004276000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 510.988943 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.998025 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.998025 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 7923866 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7923866 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7923866 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7923866 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7923866 # number of overall hits -system.cpu.icache.overall_hits::total 7923866 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1118784 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1118784 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1118784 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1118784 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1118784 # number of overall misses -system.cpu.icache.overall_misses::total 1118784 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15167301487 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15167301487 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15167301487 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15167301487 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15167301487 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15167301487 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 9042650 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 9042650 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 9042650 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 9042650 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 9042650 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 9042650 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123723 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.123723 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.123723 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.123723 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.123723 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.123723 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13556.952447 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13556.952447 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13556.952447 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13556.952447 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13556.952447 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13556.952447 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 9830 # number of cycles access was blocked +system.cpu.rob.rob_reads 1078010714 # The number of ROB reads +system.cpu.rob.rob_writes 1661832245 # The number of ROB writes +system.cpu.timesIdled 1221118 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 190298086 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 9825578883 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 407935752 # Number of Instructions Simulated +system.cpu.committedOps 806383618 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 407935752 # Number of Instructions Simulated +system.cpu.cpi 1.098563 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.098563 # CPI: Total CPI of All Threads +system.cpu.ipc 0.910280 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.910280 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1506729750 # number of integer regfile reads +system.cpu.int_regfile_writes 976791944 # number of integer regfile writes +system.cpu.fp_regfile_reads 50 # number of floating regfile reads +system.cpu.misc_regfile_reads 264623965 # number of misc regfile reads +system.cpu.misc_regfile_writes 402412 # number of misc regfile writes +system.cpu.icache.replacements 1049766 # number of replacements +system.cpu.icache.tagsinuse 510.907265 # Cycle average of tags in use +system.cpu.icache.total_refs 7899601 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1050278 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 7.521438 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 56071908000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 510.907265 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.997866 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.997866 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 7899601 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7899601 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7899601 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7899601 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7899601 # number of overall hits +system.cpu.icache.overall_hits::total 7899601 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1113380 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1113380 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1113380 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1113380 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1113380 # number of overall misses +system.cpu.icache.overall_misses::total 1113380 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 15333448488 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 15333448488 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 15333448488 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 15333448488 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 15333448488 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 15333448488 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 9012981 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 9012981 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 9012981 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 9012981 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 9012981 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 9012981 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123531 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.123531 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.123531 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.123531 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.123531 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.123531 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13771.981253 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13771.981253 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13771.981253 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13771.981253 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13771.981253 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13771.981253 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 13782 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 292 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 303 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 33.664384 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 45.485149 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 61527 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 61527 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 61527 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 61527 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 61527 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 61527 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1057257 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1057257 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1057257 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1057257 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1057257 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1057257 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12498307487 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12498307487 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12498307487 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12498307487 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12498307487 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12498307487 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116919 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.116919 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.116919 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11821.446902 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11821.446902 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11821.446902 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11821.446902 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11821.446902 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11821.446902 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 60842 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 60842 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 60842 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 60842 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 60842 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 60842 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1052538 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1052538 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1052538 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1052538 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1052538 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1052538 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12613347488 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12613347488 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12613347488 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12613347488 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12613347488 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12613347488 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116780 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116780 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116780 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.116780 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116780 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.116780 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11983.745469 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11983.745469 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11983.745469 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11983.745469 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11983.745469 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11983.745469 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.itb_walker_cache.replacements 9287 # number of replacements -system.cpu.itb_walker_cache.tagsinuse 6.016215 # Cycle average of tags in use -system.cpu.itb_walker_cache.total_refs 26989 # Total number of references to valid blocks. -system.cpu.itb_walker_cache.sampled_refs 9300 # Sample count of references to valid blocks. -system.cpu.itb_walker_cache.avg_refs 2.902043 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.warmup_cycle 5102704183500 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.016215 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.376013 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.occ_percent::total 0.376013 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 27015 # number of ReadReq hits -system.cpu.itb_walker_cache.ReadReq_hits::total 27015 # number of ReadReq hits +system.cpu.itb_walker_cache.replacements 9783 # number of replacements +system.cpu.itb_walker_cache.tagsinuse 6.014217 # Cycle average of tags in use +system.cpu.itb_walker_cache.total_refs 28141 # Total number of references to valid blocks. +system.cpu.itb_walker_cache.sampled_refs 9798 # Sample count of references to valid blocks. +system.cpu.itb_walker_cache.avg_refs 2.872117 # Average number of references to valid blocks. +system.cpu.itb_walker_cache.warmup_cycle 5106728958500 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.014217 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.375889 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.occ_percent::total 0.375889 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 28140 # number of ReadReq hits +system.cpu.itb_walker_cache.ReadReq_hits::total 28140 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits -system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 27017 # number of demand (read+write) hits -system.cpu.itb_walker_cache.demand_hits::total 27017 # number of demand (read+write) hits -system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 27017 # number of overall hits -system.cpu.itb_walker_cache.overall_hits::total 27017 # number of overall hits -system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10179 # number of ReadReq misses -system.cpu.itb_walker_cache.ReadReq_misses::total 10179 # number of ReadReq misses -system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10179 # number of demand (read+write) misses -system.cpu.itb_walker_cache.demand_misses::total 10179 # number of demand (read+write) misses -system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10179 # number of overall misses -system.cpu.itb_walker_cache.overall_misses::total 10179 # number of overall misses -system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 111301500 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.ReadReq_miss_latency::total 111301500 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 111301500 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::total 111301500 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 111301500 # number of overall miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::total 111301500 # number of overall miss cycles -system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 37194 # number of ReadReq accesses(hits+misses) -system.cpu.itb_walker_cache.ReadReq_accesses::total 37194 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 28142 # number of demand (read+write) hits +system.cpu.itb_walker_cache.demand_hits::total 28142 # number of demand (read+write) hits +system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 28142 # number of overall hits +system.cpu.itb_walker_cache.overall_hits::total 28142 # number of overall hits +system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10689 # number of ReadReq misses +system.cpu.itb_walker_cache.ReadReq_misses::total 10689 # number of ReadReq misses +system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10689 # number of demand (read+write) misses +system.cpu.itb_walker_cache.demand_misses::total 10689 # number of demand (read+write) misses +system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10689 # number of overall misses +system.cpu.itb_walker_cache.overall_misses::total 10689 # number of overall misses +system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 118046500 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.ReadReq_miss_latency::total 118046500 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 118046500 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::total 118046500 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 118046500 # number of overall miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::total 118046500 # number of overall miss cycles +system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 38829 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.ReadReq_accesses::total 38829 # number of ReadReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 37196 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.demand_accesses::total 37196 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 37196 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::total 37196 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.273673 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.273673 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.273658 # miss rate for demand accesses -system.cpu.itb_walker_cache.demand_miss_rate::total 0.273658 # miss rate for demand accesses -system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.273658 # miss rate for overall accesses -system.cpu.itb_walker_cache.overall_miss_rate::total 0.273658 # miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10934.423814 # average ReadReq miss latency -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10934.423814 # average ReadReq miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10934.423814 # average overall miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10934.423814 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10934.423814 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10934.423814 # average overall miss latency +system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 38831 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.demand_accesses::total 38831 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 38831 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::total 38831 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.275284 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.275284 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.275270 # miss rate for demand accesses +system.cpu.itb_walker_cache.demand_miss_rate::total 0.275270 # miss rate for demand accesses +system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.275270 # miss rate for overall accesses +system.cpu.itb_walker_cache.overall_miss_rate::total 0.275270 # miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11043.736552 # average ReadReq miss latency +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11043.736552 # average ReadReq miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11043.736552 # average overall miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11043.736552 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11043.736552 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11043.736552 # average overall miss latency system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -720,78 +720,78 @@ system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.itb_walker_cache.writebacks::writebacks 1896 # number of writebacks -system.cpu.itb_walker_cache.writebacks::total 1896 # number of writebacks -system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10179 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10179 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10179 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::total 10179 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10179 # number of overall MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::total 10179 # number of overall MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 90943500 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 90943500 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 90943500 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 90943500 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 90943500 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 90943500 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.273673 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.273673 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.273658 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.273658 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.273658 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.273658 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8934.423814 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average overall mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8934.423814 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8934.423814 # average overall mshr miss latency +system.cpu.itb_walker_cache.writebacks::writebacks 1993 # number of writebacks +system.cpu.itb_walker_cache.writebacks::total 1993 # number of writebacks +system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10689 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10689 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10689 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::total 10689 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10689 # number of overall MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::total 10689 # number of overall MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 96668500 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 96668500 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 96668500 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 96668500 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 96668500 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 96668500 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.275284 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.275284 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.275270 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.275270 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.275270 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.275270 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9043.736552 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9043.736552 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9043.736552 # average overall mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9043.736552 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9043.736552 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9043.736552 # average overall mshr miss latency system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dtb_walker_cache.replacements 108224 # number of replacements -system.cpu.dtb_walker_cache.tagsinuse 12.929654 # Cycle average of tags in use -system.cpu.dtb_walker_cache.total_refs 137412 # Total number of references to valid blocks. -system.cpu.dtb_walker_cache.sampled_refs 108239 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.avg_refs 1.269524 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.warmup_cycle 5100455706500 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 12.929654 # Average occupied blocks per requestor -system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.808103 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.occ_percent::total 0.808103 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 137417 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 137417 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 137417 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 137417 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 137417 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 137417 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 109249 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 109249 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 109249 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 109249 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 109249 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 109249 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1361810000 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1361810000 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1361810000 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::total 1361810000 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1361810000 # number of overall miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::total 1361810000 # number of overall miss cycles -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 246666 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 246666 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 246666 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 246666 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 246666 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 246666 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.442903 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.442903 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.442903 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.442903 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.442903 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.442903 # miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12465.194189 # average ReadReq miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12465.194189 # average ReadReq miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12465.194189 # average overall miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12465.194189 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12465.194189 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12465.194189 # average overall miss latency +system.cpu.dtb_walker_cache.replacements 108113 # number of replacements +system.cpu.dtb_walker_cache.tagsinuse 13.301181 # Cycle average of tags in use +system.cpu.dtb_walker_cache.total_refs 134692 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.sampled_refs 108129 # Sample count of references to valid blocks. +system.cpu.dtb_walker_cache.avg_refs 1.245660 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.warmup_cycle 5100502305500 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 13.301181 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.831324 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.occ_percent::total 0.831324 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 134692 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 134692 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 134692 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 134692 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 134692 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 134692 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 109183 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 109183 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 109183 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 109183 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 109183 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 109183 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1366356000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1366356000 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1366356000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::total 1366356000 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1366356000 # number of overall miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::total 1366356000 # number of overall miss cycles +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 243875 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 243875 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 243875 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 243875 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 243875 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 243875 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.447701 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.447701 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.447701 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.447701 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.447701 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.447701 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12514.365790 # average ReadReq miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12514.365790 # average ReadReq miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12514.365790 # average overall miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12514.365790 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12514.365790 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12514.365790 # average overall miss latency system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -800,146 +800,146 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 34685 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 34685 # number of writebacks -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 109249 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 109249 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 109249 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::total 109249 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 109249 # number of overall MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::total 109249 # number of overall MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1143312000 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1143312000 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1143312000 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.442903 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.442903 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.442903 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10465.194189 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average overall mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10465.194189 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10465.194189 # average overall mshr miss latency +system.cpu.dtb_walker_cache.writebacks::writebacks 35577 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 35577 # number of writebacks +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 109183 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 109183 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 109183 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::total 109183 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 109183 # number of overall MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::total 109183 # number of overall MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1147990000 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1147990000 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1147990000 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1147990000 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1147990000 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1147990000 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.447701 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.447701 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.447701 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.447701 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.447701 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.447701 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10514.365790 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10514.365790 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10514.365790 # average overall mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10514.365790 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10514.365790 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10514.365790 # average overall mshr miss latency system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1662857 # number of replacements -system.cpu.dcache.tagsinuse 511.994597 # Cycle average of tags in use -system.cpu.dcache.total_refs 19099158 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1663369 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 11.482214 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 27804000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.994597 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 11001158 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 11001158 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8092803 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8092803 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 19093961 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 19093961 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 19093961 # number of overall hits -system.cpu.dcache.overall_hits::total 19093961 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2250786 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2250786 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 319407 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 319407 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2570193 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2570193 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2570193 # number of overall misses -system.cpu.dcache.overall_misses::total 2570193 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 32047872500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 32047872500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 9644777995 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 9644777995 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 41692650495 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 41692650495 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 41692650495 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 41692650495 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13251944 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13251944 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8412210 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8412210 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21664154 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21664154 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21664154 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21664154 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.169846 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.169846 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037969 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.037969 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.118638 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.118638 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.118638 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.118638 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14238.524898 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14238.524898 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30195.887989 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 30195.887989 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 16221.603006 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 16221.603006 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 16221.603006 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 16221.603006 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 397855 # number of cycles access was blocked +system.cpu.dcache.replacements 1659590 # number of replacements +system.cpu.dcache.tagsinuse 511.997640 # Cycle average of tags in use +system.cpu.dcache.total_refs 19085008 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1660102 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 11.496286 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 27985000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.997640 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999995 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 10993134 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 10993134 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8086930 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8086930 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 19080064 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 19080064 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 19080064 # number of overall hits +system.cpu.dcache.overall_hits::total 19080064 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2235074 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2235074 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 318068 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 318068 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2553142 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2553142 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2553142 # number of overall misses +system.cpu.dcache.overall_misses::total 2553142 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 32122708000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 32122708000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 9628285992 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 9628285992 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 41750993992 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 41750993992 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 41750993992 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 41750993992 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13228208 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13228208 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8404998 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8404998 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21633206 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21633206 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21633206 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21633206 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.168963 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.168963 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037843 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.037843 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.118020 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.118020 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.118020 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.118020 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14372.100432 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14372.100432 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30271.155828 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 30271.155828 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 16352.789618 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 16352.789618 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 16352.789618 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 16352.789618 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 398716 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 42661 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 42426 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.325965 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.397916 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1564276 # number of writebacks -system.cpu.dcache.writebacks::total 1564276 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 877119 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 877119 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25009 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 25009 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 902128 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 902128 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 902128 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 902128 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1373667 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1373667 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 294398 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 294398 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1668065 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1668065 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1668065 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1668065 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17358648500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 17358648500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8800545995 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8800545995 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26159194495 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 26159194495 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26159194495 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 26159194495 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97296699500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97296699500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2470652500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2470652500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99767352000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 99767352000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103658 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103658 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034997 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034997 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076997 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.076997 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076997 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.076997 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12636.722364 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12636.722364 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29893.362030 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29893.362030 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15682.359198 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 15682.359198 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15682.359198 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 15682.359198 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1560986 # number of writebacks +system.cpu.dcache.writebacks::total 1560986 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 863566 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 863566 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25004 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 25004 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 888570 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 888570 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 888570 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 888570 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1371508 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1371508 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 293064 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 293064 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1664572 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1664572 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1664572 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1664572 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17458468000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 17458468000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8785727992 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8785727992 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26244195992 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 26244195992 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26244195992 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 26244195992 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97297948500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97297948500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2473076000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2473076000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99771024500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 99771024500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103681 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103681 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034868 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034868 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076945 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.076945 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076945 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.076945 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12729.395673 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12729.395673 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29978.871482 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29978.871482 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15766.332722 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 15766.332722 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15766.332722 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 15766.332722 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -947,141 +947,141 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 113558 # number of replacements -system.cpu.l2cache.tagsinuse 64830.425237 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3942801 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 177506 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 22.212213 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 113184 # number of replacements +system.cpu.l2cache.tagsinuse 64838.652063 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3931021 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 177284 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 22.173580 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 50104.773483 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.dtb.walker 12.386832 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.133410 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 3229.258620 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 11483.872893 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.764538 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000189 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::writebacks 50168.170279 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.dtb.walker 13.493195 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.133179 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 3227.427363 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 11429.428047 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.765506 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000206 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.049275 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.175230 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.989234 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 101071 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7595 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 1037956 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1335698 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2482320 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1600857 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1600857 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 332 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 332 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 156999 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 156999 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 101071 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 7595 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 1037956 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1492697 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2639319 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 101071 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 7595 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 1037956 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1492697 # number of overall hits -system.cpu.l2cache.overall_hits::total 2639319 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 47 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 6 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 16768 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 36730 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 53551 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 3897 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 3897 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133267 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133267 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 47 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 6 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 16768 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 169997 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 186818 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 47 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 6 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 16768 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 169997 # number of overall misses -system.cpu.l2cache.overall_misses::total 186818 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3237000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 711500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1007074500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2398448998 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3409471998 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17990000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 17990000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6840285000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6840285000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3237000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 711500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1007074500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9238733998 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10249756998 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3237000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 711500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1007074500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9238733998 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10249756998 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 101118 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7601 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1054724 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1372428 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2535871 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1600857 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1600857 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4229 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 4229 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 290266 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 290266 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 101118 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 7601 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 1054724 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1662694 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2826137 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 101118 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 7601 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1054724 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1662694 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2826137 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000465 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000789 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.015898 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026763 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.021117 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.921494 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.921494 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.459120 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.459120 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000465 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000789 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.015898 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.102242 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.066104 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000465 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000789 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.015898 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.102242 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.066104 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 68872.340426 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 118583.333333 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 60059.309399 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65299.455432 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 63667.755934 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4616.371568 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4616.371568 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51327.673017 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51327.673017 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 68872.340426 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 118583.333333 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60059.309399 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54346.453161 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 54864.932705 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 68872.340426 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 118583.333333 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60059.309399 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54346.453161 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 54864.932705 # average overall miss latency +system.cpu.l2cache.occ_percent::cpu.inst 0.049247 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.174399 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.989359 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 101466 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 8114 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 1033385 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1333616 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2476581 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1598556 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1598556 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 335 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 335 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 156370 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 156370 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 101466 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 8114 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 1033385 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1489986 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2632951 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 101466 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 8114 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 1033385 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1489986 # number of overall hits +system.cpu.l2cache.overall_hits::total 2632951 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 53 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 7 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 16850 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 36691 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 53601 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 3625 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 3625 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 132809 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 132809 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 53 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 7 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 16850 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 169500 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 186410 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 53 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 7 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 16850 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 169500 # number of overall misses +system.cpu.l2cache.overall_misses::total 186410 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 4666500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 459000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1174285000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2521513999 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3700924499 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17158500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 17158500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6838563000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6838563000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 4666500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 459000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1174285000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9360076999 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10539487499 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 4666500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 459000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1174285000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9360076999 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10539487499 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 101519 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 8121 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1050235 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1370307 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2530182 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1598556 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1598556 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3960 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 3960 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 289179 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 289179 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 101519 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 8121 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 1050235 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1659486 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2819361 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 101519 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 8121 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1050235 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1659486 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2819361 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000522 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000862 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016044 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026776 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.021185 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.915404 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.915404 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.459262 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.459262 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000522 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000862 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016044 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.102140 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.066118 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000522 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000862 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016044 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.102140 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.066118 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88047.169811 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 65571.428571 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69690.504451 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 68722.956556 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 69045.810694 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4733.379310 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4733.379310 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51491.713664 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51491.713664 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88047.169811 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 65571.428571 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69690.504451 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55221.693209 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 56539.281686 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88047.169811 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 65571.428571 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69690.504451 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55221.693209 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 56539.281686 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1090,99 +1090,99 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 102811 # number of writebacks -system.cpu.l2cache.writebacks::total 102811 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 102512 # number of writebacks +system.cpu.l2cache.writebacks::total 102512 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 3 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 2 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 3 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 47 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 6 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16767 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36728 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 53548 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3897 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 3897 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133267 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133267 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 47 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 6 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 16767 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 169995 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 186815 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 47 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 6 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 16767 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 169995 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 186815 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2640091 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 634512 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 794953055 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1935935400 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2734163058 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 40037376 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 40037376 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5118804681 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5118804681 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2640091 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 634512 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 794953055 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7054740081 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 7852967739 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2640091 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 634512 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 794953055 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7054740081 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 7852967739 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89187414000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89187414000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2308511500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2308511500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91495925500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91495925500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026761 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021116 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.921494 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.921494 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.459120 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.459120 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102241 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.066103 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102241 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.066103 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 105752 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 47411.764478 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52710.068613 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 51060.040674 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10273.896844 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10273.896844 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38410.144154 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38410.144154 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 105752 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 47411.764478 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41499.691644 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42036.066370 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 105752 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 47411.764478 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41499.691644 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42036.066370 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 53 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 7 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16848 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36690 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 53598 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3625 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 3625 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 132809 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 132809 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 53 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 7 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 16848 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 169499 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 186407 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 53 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 7 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 16848 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 169499 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 186407 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 4003602 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 370512 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 964285581 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2065462567 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3034122262 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 37079107 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 37079107 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5200762570 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5200762570 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 4003602 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 370512 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 964285581 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7266225137 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 8234884832 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 4003602 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 370512 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 964285581 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7266225137 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 8234884832 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89188560000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89188560000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2310705000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2310705000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91499265000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91499265000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000522 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000862 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016042 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026775 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021183 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.915404 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.915404 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.459262 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.459262 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000522 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000862 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016042 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102139 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.066117 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000522 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000862 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016042 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102139 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.066117 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 75539.660377 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 52930.285714 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57234.424323 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 56294.973208 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56608.870891 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10228.719172 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10228.719172 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39159.714854 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39159.714854 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 75539.660377 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 52930.285714 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57234.424323 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42868.837793 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 44176.907691 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 75539.660377 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 52930.285714 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57234.424323 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42868.837793 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 44176.907691 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt index 3f5c092bf..e72c9ec7f 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt @@ -1,80 +1,80 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.204982 # Number of seconds simulated -sim_ticks 5204982293000 # Number of ticks simulated -final_tick 5204982293000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.204983 # Number of seconds simulated +sim_ticks 5204982530500 # Number of ticks simulated +final_tick 5204982530500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 233342 # Simulator instruction rate (inst/s) -host_op_rate 447673 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 11247967547 # Simulator tick rate (ticks/s) -host_mem_usage 849540 # Number of bytes of host memory used -host_seconds 462.75 # Real time elapsed on the host -sim_insts 107978732 # Number of instructions simulated -sim_ops 207159910 # Number of ops (including micro ops) simulated +host_inst_rate 181134 # Simulator instruction rate (inst/s) +host_op_rate 347511 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 8731335326 # Simulator tick rate (ticks/s) +host_mem_usage 804468 # Number of bytes of host memory used +host_seconds 596.13 # Real time elapsed on the host +sim_insts 107979054 # Number of instructions simulated +sim_ops 207160582 # Number of ops (including micro ops) simulated system.physmem.bytes_read::pc.south_bridge.ide 35152 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 137616 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 65352 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 864448872 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 69078677 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 864449224 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 69078733 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 87568 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.itb.walker 42392 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 160958728 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 27339153 # Number of bytes read from this memory -system.physmem.bytes_read::total 1122193510 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 864448872 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 160958728 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1025407600 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu1.inst 160961632 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 27339818 # Number of bytes read from this memory +system.physmem.bytes_read::total 1122197487 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 864449224 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 160961632 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1025410856 # Number of instructions bytes read from this memory system.physmem.bytes_written::pc.south_bridge.ide 2991104 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.itb.walker 16 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 48342743 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 21309608 # Number of bytes written to this memory -system.physmem.bytes_written::total 72643471 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 21309908 # Number of bytes written to this memory +system.physmem.bytes_written::total 72643771 # Number of bytes written to this memory system.physmem.num_reads::pc.south_bridge.ide 810 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 17202 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 8169 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 108056109 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 12053051 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 108056153 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 12053065 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 10946 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.itb.walker 5299 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 20119841 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 4057514 # Number of read requests responded to by this memory -system.physmem.num_reads::total 144328941 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 20120204 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 4057615 # Number of read requests responded to by this memory +system.physmem.num_reads::total 144329463 # Number of read requests responded to by this memory system.physmem.num_writes::pc.south_bridge.ide 46736 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.itb.walker 2 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 7125507 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 2934421 # Number of write requests responded to by this memory -system.physmem.num_writes::total 10106666 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 2934464 # Number of write requests responded to by this memory +system.physmem.num_writes::total 10106709 # Number of write requests responded to by this memory system.physmem.bw_read::pc.south_bridge.ide 6754 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 26439 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 12556 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 166081040 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 13271645 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 166081100 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 13271655 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 16824 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.itb.walker 8145 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 30923972 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 5252497 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 215599871 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 166081040 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 30923972 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 197005012 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 30924529 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 5252624 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 215600625 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 166081100 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 30924529 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 197005629 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::pc.south_bridge.ide 574662 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.itb.walker 3 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 9287782 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 4094079 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 13956526 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 4094136 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 13956583 # Write bandwidth from this memory (bytes/s) system.physmem.bw_total::pc.south_bridge.ide 581415 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 26439 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 12559 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 166081040 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 22559427 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 166081100 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 22559437 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 16824 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.itb.walker 8145 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 30923972 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 9346576 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 229556397 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 30924529 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 9346761 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 229557208 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 810 # Total number of read requests seen system.physmem.writeReqs 46736 # Total number of write requests seen -system.physmem.cpureqs 47248 # Reqs generatd by CPU via cache - shady +system.physmem.cpureqs 48918 # Reqs generatd by CPU via cache - shady system.physmem.bytesRead 51840 # Total number of bytes read from memory system.physmem.bytesWritten 2991104 # Total number of bytes written to memory system.physmem.bytesConsumedRd 35152 # bytesRead derated as per pkt->getSize() @@ -82,40 +82,40 @@ system.physmem.bytesConsumedWr 2991104 # by system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed system.physmem.perBankRdReqs::0 16 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 298 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 32 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 48 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 80 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 16 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 0 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 16 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 0 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 298 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 16 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 32 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 32 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 32 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 48 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 96 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 32 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 16 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 64 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 0 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 32 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 32 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 144 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 2944 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 3168 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 3232 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 3264 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 3120 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 2992 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 2960 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 3096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 2856 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 2768 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 2640 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 2736 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 2640 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 2560 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 2768 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 2992 # Track writes on a per bank basis +system.physmem.perBankRdReqs::14 96 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 48 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 2952 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 2848 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 3008 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 2928 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 2928 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 2944 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 3056 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 2944 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 2848 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 2912 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 2848 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 2704 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 2864 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 2864 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 3048 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 3040 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 63181906000 # Total gap between requests +system.physmem.numWrRetry 1670 # Number of times wr buffer was full causing retry +system.physmem.totGap 63182142000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -131,7 +131,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 46736 # categorize write packet sizes +system.physmem.writePktSize::6 48406 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -176,15 +176,15 @@ system.physmem.rdQLenPdf::29 2 # Wh system.physmem.rdQLenPdf::30 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2032 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 1965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1996 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1996 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1999 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1999 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 2032 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 2032 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 2032 # What write queue length does an incoming req see @@ -199,37 +199,37 @@ system.physmem.wrQLenPdf::19 2032 # Wh system.physmem.wrQLenPdf::20 2032 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 2032 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 2032 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 67 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 61 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 37 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 37 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 37 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 33 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 33 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 34586744 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 44980744 # Sum of mem lat for all requests -system.physmem.totBusLat 3240000 # Total cycles spent in databus access -system.physmem.totBankLat 7154000 # Total cycles spent in bank access -system.physmem.avgQLat 42699.68 # Average queueing delay per request -system.physmem.avgBankLat 8832.10 # Average bank access latency per request -system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 55531.78 # Average memory access latency +system.physmem.totQLat 40946729 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 52545479 # Sum of mem lat for all requests +system.physmem.totBusLat 4050000 # Total cycles spent in databus access +system.physmem.totBankLat 7548750 # Total cycles spent in bank access +system.physmem.avgQLat 50551.52 # Average queueing delay per request +system.physmem.avgBankLat 9319.44 # Average bank access latency per request +system.physmem.avgBusLat 5000.00 # Average bus latency per request +system.physmem.avgMemAccLat 64870.96 # Average memory access latency system.physmem.avgRdBW 0.01 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.57 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 0.01 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.57 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.00 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time system.physmem.avgWrQLen 0.15 # Average write queue length over time -system.physmem.readRowHits 716 # Number of row buffer hits during reads -system.physmem.writeRowHits 45919 # Number of row buffer hits during writes -system.physmem.readRowHitRate 88.40 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 98.25 # Row buffer hit rate for writes -system.physmem.avgGap 1328858.49 # Average gap between requests +system.physmem.readRowHits 696 # Number of row buffer hits during reads +system.physmem.writeRowHits 45224 # Number of row buffer hits during writes +system.physmem.readRowHitRate 85.93 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 96.76 # Row buffer hit rate for writes +system.physmem.avgGap 1328863.46 # Average gap between requests system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 32768 # Number of bytes transfered via DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_txs 30 # Number of DMA read transactions (not PRD). @@ -290,50 +290,50 @@ system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array -system.cpu0.numCycles 10407785201 # number of cpu cycles simulated +system.cpu0.numCycles 10407785676 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 92551705 # Number of instructions committed -system.cpu0.committedOps 178518504 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 168457719 # Number of integer alu accesses +system.cpu0.committedInsts 92551747 # Number of instructions committed +system.cpu0.committedOps 178518572 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 168457773 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses system.cpu0.num_func_calls 0 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 16414006 # number of instructions that are conditional controls -system.cpu0.num_int_insts 168457719 # number of integer instructions +system.cpu0.num_conditional_control_insts 16414014 # number of instructions that are conditional controls +system.cpu0.num_int_insts 168457773 # number of integer instructions system.cpu0.num_fp_insts 0 # number of float instructions -system.cpu0.num_int_register_reads 415888508 # number of times the integer registers were read -system.cpu0.num_int_register_writes 210334532 # number of times the integer registers were written +system.cpu0.num_int_register_reads 415888554 # number of times the integer registers were read +system.cpu0.num_int_register_writes 210334552 # number of times the integer registers were written system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu0.num_mem_refs 20039545 # number of memory refs -system.cpu0.num_load_insts 12899818 # Number of load instructions +system.cpu0.num_mem_refs 20039559 # number of memory refs +system.cpu0.num_load_insts 12899832 # Number of load instructions system.cpu0.num_store_insts 7139727 # Number of store instructions -system.cpu0.num_idle_cycles 9669886063.125444 # Number of idle cycles -system.cpu0.num_busy_cycles 737899137.874556 # Number of busy cycles +system.cpu0.num_idle_cycles 9669887298.959074 # Number of idle cycles +system.cpu0.num_busy_cycles 737898377.040926 # Number of busy cycles system.cpu0.not_idle_fraction 0.070899 # Percentage of non-idle cycles system.cpu0.idle_fraction 0.929101 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu1.numCycles 10409964586 # number of cpu cycles simulated +system.cpu1.numCycles 10409965061 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 15427027 # Number of instructions committed -system.cpu1.committedOps 28641406 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 28123113 # Number of integer alu accesses +system.cpu1.committedInsts 15427307 # Number of instructions committed +system.cpu1.committedOps 28642010 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 28123688 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses system.cpu1.num_func_calls 0 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1978272 # number of instructions that are conditional controls -system.cpu1.num_int_insts 28123113 # number of integer instructions +system.cpu1.num_conditional_control_insts 1978312 # number of instructions that are conditional controls +system.cpu1.num_int_insts 28123688 # number of integer instructions system.cpu1.num_fp_insts 0 # number of float instructions -system.cpu1.num_int_register_reads 73027794 # number of times the integer registers were read -system.cpu1.num_int_register_writes 31865306 # number of times the integer registers were written +system.cpu1.num_int_register_reads 73029248 # number of times the integer registers were read +system.cpu1.num_int_register_writes 31865943 # number of times the integer registers were written system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu1.num_mem_refs 7025055 # number of memory refs -system.cpu1.num_load_insts 4066664 # Number of load instructions -system.cpu1.num_store_insts 2958391 # Number of store instructions -system.cpu1.num_idle_cycles 10280021112.934025 # Number of idle cycles -system.cpu1.num_busy_cycles 129943473.065975 # Number of busy cycles +system.cpu1.num_mem_refs 7025199 # number of memory refs +system.cpu1.num_load_insts 4066765 # Number of load instructions +system.cpu1.num_store_insts 2958434 # Number of store instructions +system.cpu1.num_idle_cycles 10280018133.934025 # Number of idle cycles +system.cpu1.num_busy_cycles 129946927.065975 # Number of busy cycles system.cpu1.not_idle_fraction 0.012483 # Percentage of non-idle cycles system.cpu1.idle_fraction 0.987517 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed |