summaryrefslogtreecommitdiff
path: root/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt')
-rw-r--r--tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
index e3f340279..65da9a2c0 100644
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.233778 # Nu
sim_ticks 4467555024 # Number of ticks simulated
final_tick 4467555024 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 2000000000 # Frequency of simulated ticks
-host_inst_rate 2932422 # Simulator instruction rate (inst/s)
-host_op_rate 2933575 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 5879301 # Simulator tick rate (ticks/s)
-host_mem_usage 552092 # Number of bytes of host memory used
-host_seconds 759.88 # Real time elapsed on the host
+host_inst_rate 2912008 # Simulator instruction rate (inst/s)
+host_op_rate 2913153 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 5838373 # Simulator tick rate (ticks/s)
+host_mem_usage 551728 # Number of bytes of host memory used
+host_seconds 765.21 # Real time elapsed on the host
sim_insts 2228284650 # Number of instructions simulated
sim_ops 2229160714 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -150,7 +150,9 @@ system.cpu.op_class::FloatAdd 8419779 0.38% 75.09% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 75.09% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 75.09% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 75.09% # Class of executed instruction
@@ -172,8 +174,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 75.09% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 75.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 75.09% # Class of executed instruction
-system.cpu.op_class::MemRead 356274529 15.95% 91.04% # Class of executed instruction
-system.cpu.op_class::MemWrite 200199782 8.96% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 352214742 15.77% 90.86% # Class of executed instruction
+system.cpu.op_class::MemWrite 198071026 8.87% 99.72% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 4059787 0.18% 99.90% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 2128756 0.10% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 2233583679 # Class of executed instruction