diff options
Diffstat (limited to 'tests/long/se/10.mcf/ref/arm/linux')
-rw-r--r-- | tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt | 1212 | ||||
-rw-r--r-- | tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt | 14 |
2 files changed, 614 insertions, 612 deletions
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt index 0326fa208..7f5474242 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt @@ -1,32 +1,32 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.025283 # Number of seconds simulated -sim_ticks 25283397500 # Number of ticks simulated -final_tick 25283397500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.027092 # Number of seconds simulated +sim_ticks 27092156000 # Number of ticks simulated +final_tick 27092156000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 115178 # Simulator instruction rate (inst/s) -host_op_rate 116005 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 32142506 # Simulator tick rate (ticks/s) -host_mem_usage 365228 # Number of bytes of host memory used -host_seconds 786.60 # Real time elapsed on the host -sim_insts 90599358 # Number of instructions simulated -sim_ops 91249911 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 45760 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 947520 # Number of bytes read from this memory +host_inst_rate 163409 # Simulator instruction rate (inst/s) +host_op_rate 164582 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48864627 # Simulator tick rate (ticks/s) +host_mem_usage 366512 # Number of bytes of host memory used +host_seconds 554.43 # Real time elapsed on the host +sim_insts 90599363 # Number of instructions simulated +sim_ops 91249916 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 45696 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 947584 # Number of bytes read from this memory system.physmem.bytes_read::total 993280 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 45760 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 45760 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 715 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 14805 # Number of read requests responded to by this memory +system.physmem.bytes_inst_read::cpu.inst 45696 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 45696 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 714 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 14806 # Number of read requests responded to by this memory system.physmem.num_reads::total 15520 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1809883 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 37475976 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 39285859 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1809883 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1809883 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1809883 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 37475976 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 39285859 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1686687 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 34976323 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 36663011 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1686687 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1686687 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1686687 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 34976323 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 36663011 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 15520 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 15520 # Reqs generatd by CPU via cache - shady @@ -36,21 +36,21 @@ system.physmem.bytesConsumedRd 993280 # by system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 1013 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 998 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 967 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 1012 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 1000 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 965 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 878 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 902 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 903 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 974 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 938 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 937 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 992 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 943 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 942 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 1013 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 1040 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 931 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 934 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 935 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 1022 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 998 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 999 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 977 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 25283243500 # Total gap between requests +system.physmem.totGap 27092026500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -98,16 +98,16 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 9030 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 6257 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 196 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 22 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 10854 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4463 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 174 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see @@ -164,27 +164,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 43058501 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 270142501 # Sum of mem lat for all requests +system.physmem.totQLat 41952001 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 275602001 # Sum of mem lat for all requests system.physmem.totBusLat 62080000 # Total cycles spent in databus access -system.physmem.totBankLat 165004000 # Total cycles spent in bank access -system.physmem.avgQLat 2774.39 # Average queueing delay per request -system.physmem.avgBankLat 10631.70 # Average bank access latency per request +system.physmem.totBankLat 171570000 # Total cycles spent in bank access +system.physmem.avgQLat 2703.09 # Average queueing delay per request +system.physmem.avgBankLat 11054.77 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 17406.09 # Average memory access latency -system.physmem.avgRdBW 39.29 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 17757.86 # Average memory access latency +system.physmem.avgRdBW 36.66 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 39.29 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 36.66 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.25 # Data bus utilization in percentage +system.physmem.busUtil 0.23 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 15094 # Number of row buffer hits during reads +system.physmem.readRowHits 15093 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 97.26 # Row buffer hit rate for reads +system.physmem.readRowHitRate 97.25 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 1629074.97 # Average gap between requests +system.physmem.avgGap 1745620.26 # Average gap between requests system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -228,628 +228,630 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 50566796 # number of cpu cycles simulated +system.cpu.numCycles 54184313 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 26827710 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 22074051 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 888543 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 11563656 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 11363946 # Number of BTB hits +system.cpu.BPredUnit.lookups 26986209 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 22240935 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 891955 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 11647054 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 11461257 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 71231 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 482 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 14348377 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 128701471 # Number of instructions fetch has processed -system.cpu.fetch.Branches 26827710 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 11435177 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 24213451 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4809546 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 8060195 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.BPredUnit.usedRAS 72758 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 485 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 14421407 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 129482789 # Number of instructions fetch has processed +system.cpu.fetch.Branches 26986209 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 11534015 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 24364148 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 4949387 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 11145499 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 135 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 27 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 14028280 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 377661 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 50539595 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.565225 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.255897 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.IcacheWaitRetryStallCycles 33 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 14072424 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 353920 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 53972527 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.416768 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.215873 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 26364164 52.17% 52.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3431492 6.79% 58.96% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2034951 4.03% 62.98% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1571856 3.11% 66.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 1677128 3.32% 69.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 2962722 5.86% 75.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1482816 2.93% 78.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1106293 2.19% 80.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 9908173 19.60% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 29646325 54.93% 54.93% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3454402 6.40% 61.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2035756 3.77% 65.10% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1585198 2.94% 68.04% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 1689643 3.13% 71.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 2992855 5.55% 76.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1501294 2.78% 79.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1109449 2.06% 81.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 9957605 18.45% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 50539595 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.530540 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.545177 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 16886092 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 6166490 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 22746907 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 831459 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3908647 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4474881 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 9055 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 126903101 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 43084 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3908647 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 18602269 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1370571 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 152009 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 21842488 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4663611 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 123722180 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 282360 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 3941818 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 144182082 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 538941570 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 538934983 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 6587 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 107429482 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 36752600 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 6474 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 6472 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 10800172 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 29574364 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 5545202 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 2016944 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 1216593 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 118465493 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 10340 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 105556460 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 69311 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 27028341 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 66448905 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 210 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 50539595 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.088589 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.960694 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 53972527 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.498045 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.389673 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 17207234 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9007840 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 22744655 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 980413 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4032385 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4494708 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 9020 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 127545337 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 43010 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4032385 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 19020781 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 3479230 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 185856 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 21813074 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 5441201 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 124457435 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 13 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 413531 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4571711 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 1235 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 145128165 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 542105971 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 542097092 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 8879 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 107429490 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 37698675 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 6572 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 6570 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12467133 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 29726886 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 5575716 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 2113972 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1267479 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 119141743 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 10445 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 105694934 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 87169 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 27699731 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 68149614 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 314 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 53972527 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.958310 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.906959 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 13663948 27.04% 27.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10566811 20.91% 47.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7991493 15.81% 63.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 6436117 12.73% 76.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4858269 9.61% 86.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 3518110 6.96% 93.07% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2381435 4.71% 97.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 601220 1.19% 98.97% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 522192 1.03% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 15655199 29.01% 29.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 11785517 21.84% 50.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 8331092 15.44% 66.28% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6816137 12.63% 78.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4950230 9.17% 88.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2999113 5.56% 93.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2477964 4.59% 98.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 523647 0.97% 99.20% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 433628 0.80% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 50539595 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 53972527 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 142805 18.40% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 27 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 18.40% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 357317 46.04% 64.44% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 276029 35.56% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 46062 6.88% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 27 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.88% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 347309 51.84% 58.72% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 276528 41.28% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 74650431 70.72% 70.72% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 10952 0.01% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 213 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 258 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.73% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 25757662 24.40% 95.13% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 5136941 4.87% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 74789995 70.76% 70.76% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 10964 0.01% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 273 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 352 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.77% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 25743831 24.36% 95.13% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 5149514 4.87% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 105556460 # Type of FU issued -system.cpu.iq.rate 2.087466 # Inst issue rate -system.cpu.iq.fu_busy_cnt 776178 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.007353 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 262497002 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 145505542 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 102811583 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 1002 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1425 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 429 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 106332135 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 503 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 448933 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 105694934 # Type of FU issued +system.cpu.iq.rate 1.950656 # Inst issue rate +system.cpu.iq.fu_busy_cnt 669926 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.006338 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 266118166 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 146855539 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 103065096 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1324 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1913 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 572 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 106364200 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 660 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 431890 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6998486 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 7563 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 3836 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 798446 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 7151007 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 8111 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 6407 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 828959 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 13664 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 30712 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3908647 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 40058 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 10147 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 118488563 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 346139 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 29574364 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 5545202 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 6435 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 4999 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 113 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 3836 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 475714 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 478249 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 953963 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 104402584 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 25308083 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1153876 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4032385 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 880978 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 122273 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 119164915 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 339993 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 29726886 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 5575716 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 6543 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 65097 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 6980 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 6407 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 480710 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 474427 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 955137 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 104665581 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 25412111 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1029353 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 12730 # number of nop insts executed -system.cpu.iew.exec_refs 30381749 # number of memory reference insts executed -system.cpu.iew.exec_branches 21354330 # Number of branches executed -system.cpu.iew.exec_stores 5073666 # Number of stores executed -system.cpu.iew.exec_rate 2.064647 # Inst execution rate -system.cpu.iew.wb_sent 103125475 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 102812012 # cumulative count of insts written-back -system.cpu.iew.wb_producers 62190160 # num instructions producing a value -system.cpu.iew.wb_consumers 104171478 # num instructions consuming a value +system.cpu.iew.exec_nop 12727 # number of nop insts executed +system.cpu.iew.exec_refs 30497033 # number of memory reference insts executed +system.cpu.iew.exec_branches 21398144 # Number of branches executed +system.cpu.iew.exec_stores 5084922 # Number of stores executed +system.cpu.iew.exec_rate 1.931658 # Inst execution rate +system.cpu.iew.wb_sent 103359257 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 103065668 # cumulative count of insts written-back +system.cpu.iew.wb_producers 62382767 # num instructions producing a value +system.cpu.iew.wb_consumers 104584630 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.033192 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.596998 # average fanout of values written-back +system.cpu.iew.wb_rate 1.902131 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.596481 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 27226534 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 10130 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 879646 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 46630949 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.957123 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.526822 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 27905407 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 10131 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 883062 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 49940143 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.827438 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.524426 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 16429146 35.23% 35.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13384342 28.70% 63.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4483579 9.62% 73.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 3865779 8.29% 81.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1521076 3.26% 85.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 802170 1.72% 86.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 837343 1.80% 88.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 265641 0.57% 89.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5041873 10.81% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 20246507 40.54% 40.54% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13253757 26.54% 67.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4242903 8.50% 75.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 3506121 7.02% 82.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1547134 3.10% 85.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 741508 1.48% 87.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 927602 1.86% 89.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 253977 0.51% 89.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5220634 10.45% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 46630949 # Number of insts commited each cycle -system.cpu.commit.committedInsts 90611967 # Number of instructions committed -system.cpu.commit.committedOps 91262520 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 49940143 # Number of insts commited each cycle +system.cpu.commit.committedInsts 90611972 # Number of instructions committed +system.cpu.commit.committedOps 91262525 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27322634 # Number of memory references committed -system.cpu.commit.loads 22575878 # Number of loads committed +system.cpu.commit.refs 27322636 # Number of memory references committed +system.cpu.commit.loads 22575879 # Number of loads committed system.cpu.commit.membars 3888 # Number of memory barriers committed -system.cpu.commit.branches 18734216 # Number of branches committed +system.cpu.commit.branches 18734217 # Number of branches committed system.cpu.commit.fp_insts 48 # Number of committed floating point instructions. -system.cpu.commit.int_insts 72533322 # Number of committed integer instructions. +system.cpu.commit.int_insts 72533326 # Number of committed integer instructions. system.cpu.commit.function_calls 56148 # Number of function calls committed. -system.cpu.commit.bw_lim_events 5041873 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 5220634 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 160072396 # The number of ROB reads -system.cpu.rob.rob_writes 240909016 # The number of ROB writes -system.cpu.timesIdled 840 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 27201 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 90599358 # Number of Instructions Simulated -system.cpu.committedOps 91249911 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 90599358 # Number of Instructions Simulated -system.cpu.cpi 0.558136 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.558136 # CPI: Total CPI of All Threads -system.cpu.ipc 1.791677 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.791677 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 496271114 # number of integer regfile reads -system.cpu.int_regfile_writes 120718739 # number of integer regfile writes -system.cpu.fp_regfile_reads 209 # number of floating regfile reads -system.cpu.fp_regfile_writes 557 # number of floating regfile writes -system.cpu.misc_regfile_reads 182190391 # number of misc regfile reads -system.cpu.misc_regfile_writes 11608 # number of misc regfile writes -system.cpu.icache.replacements 3 # number of replacements -system.cpu.icache.tagsinuse 643.406523 # Cycle average of tags in use -system.cpu.icache.total_refs 14027306 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 744 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 18853.905914 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 163881707 # The number of ROB reads +system.cpu.rob.rob_writes 242387570 # The number of ROB writes +system.cpu.timesIdled 40508 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 211786 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 90599363 # Number of Instructions Simulated +system.cpu.committedOps 91249916 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 90599363 # Number of Instructions Simulated +system.cpu.cpi 0.598065 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.598065 # CPI: Total CPI of All Threads +system.cpu.ipc 1.672059 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.672059 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 497610089 # number of integer regfile reads +system.cpu.int_regfile_writes 120987803 # number of integer regfile writes +system.cpu.fp_regfile_reads 263 # number of floating regfile reads +system.cpu.fp_regfile_writes 760 # number of floating regfile writes +system.cpu.misc_regfile_reads 183141130 # number of misc regfile reads +system.cpu.misc_regfile_writes 11610 # number of misc regfile writes +system.cpu.icache.replacements 2 # number of replacements +system.cpu.icache.tagsinuse 641.121517 # Cycle average of tags in use +system.cpu.icache.total_refs 14071405 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 743 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 18938.633917 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 643.406523 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.314163 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.314163 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 14027306 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 14027306 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 14027306 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 14027306 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 14027306 # number of overall hits -system.cpu.icache.overall_hits::total 14027306 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 974 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 974 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 974 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 974 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 974 # number of overall misses -system.cpu.icache.overall_misses::total 974 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 30438500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 30438500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 30438500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 30438500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 30438500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 30438500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 14028280 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 14028280 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 14028280 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 14028280 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 14028280 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 14028280 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000069 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000069 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000069 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000069 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000069 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000069 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31251.026694 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 31251.026694 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 31251.026694 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 31251.026694 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 31251.026694 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 31251.026694 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 641.121517 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.313048 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.313048 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 14071405 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 14071405 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 14071405 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 14071405 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 14071405 # number of overall hits +system.cpu.icache.overall_hits::total 14071405 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1017 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1017 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1017 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1017 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1017 # number of overall misses +system.cpu.icache.overall_misses::total 1017 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 47244499 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 47244499 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 47244499 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 47244499 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 47244499 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 47244499 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 14072422 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 14072422 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 14072422 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 14072422 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 14072422 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 14072422 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000072 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000072 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000072 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000072 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000072 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000072 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46454.767945 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 46454.767945 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 46454.767945 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 46454.767945 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 46454.767945 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 46454.767945 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 500 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 45.454545 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 230 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 230 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 230 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 230 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 230 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 230 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 744 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 744 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 744 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 744 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 744 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 744 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24024500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24024500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24024500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24024500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24024500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24024500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 274 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 274 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 274 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 274 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 274 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 274 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 743 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 743 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 743 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 743 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 743 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 743 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36064499 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 36064499 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36064499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 36064499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36064499 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 36064499 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000053 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000053 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000053 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32290.994624 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32290.994624 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32290.994624 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 32290.994624 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32290.994624 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 32290.994624 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48539.029610 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48539.029610 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48539.029610 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48539.029610 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48539.029610 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48539.029610 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 943584 # number of replacements -system.cpu.dcache.tagsinuse 3642.676555 # Cycle average of tags in use -system.cpu.dcache.total_refs 28382023 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 947680 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 29.948952 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 8082482000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 3642.676555 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.889325 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.889325 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 23788332 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 23788332 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4582046 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4582046 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 5846 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 5846 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 5799 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 5799 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 28370378 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 28370378 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 28370378 # number of overall hits -system.cpu.dcache.overall_hits::total 28370378 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1007938 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1007938 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 152935 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 152935 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 8 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 8 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1160873 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1160873 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1160873 # number of overall misses -system.cpu.dcache.overall_misses::total 1160873 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4150084000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4150084000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 2674625065 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 2674625065 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 118000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 118000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 6824709065 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 6824709065 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 6824709065 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 6824709065 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 24796270 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 24796270 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 943610 # number of replacements +system.cpu.dcache.tagsinuse 3668.756958 # Cycle average of tags in use +system.cpu.dcache.total_refs 28277834 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 947706 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 29.838192 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 8133068000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 3668.756958 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.895693 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.895693 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 23721969 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 23721969 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4544209 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4544209 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 5856 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 5856 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 5800 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 5800 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 28266178 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 28266178 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 28266178 # number of overall hits +system.cpu.dcache.overall_hits::total 28266178 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1182969 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1182969 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 190772 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 190772 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 6 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 6 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1373741 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1373741 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1373741 # number of overall misses +system.cpu.dcache.overall_misses::total 1373741 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 13927378500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 13927378500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 5211268429 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 5211268429 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 191000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 191000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 19138646929 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 19138646929 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 19138646929 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 19138646929 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 24904938 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 24904938 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5854 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 5854 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 5799 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 5799 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 29531251 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 29531251 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 29531251 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 29531251 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040649 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.040649 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032299 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.032299 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001367 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001367 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.039310 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.039310 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.039310 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.039310 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 4117.400078 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 4117.400078 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17488.639389 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 17488.639389 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14750 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14750 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 5878.945470 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 5878.945470 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 5878.945470 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 5878.945470 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 12644 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5862 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 5862 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 5800 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 5800 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 29639919 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 29639919 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 29639919 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 29639919 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047499 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.047499 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.040290 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.040290 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001024 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001024 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.046348 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.046348 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.046348 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.046348 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11773.240465 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11773.240465 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27316.736361 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 27316.736361 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 31833.333333 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 31833.333333 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 13931.772386 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 13931.772386 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 13931.772386 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 13931.772386 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 151113 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 6519 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 23634 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 1.939561 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 6.393882 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 942946 # number of writebacks -system.cpu.dcache.writebacks::total 942946 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 94900 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 94900 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 118293 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 118293 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 8 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 8 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 213193 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 213193 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 213193 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 213193 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 913038 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 913038 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 34642 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 34642 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 947680 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 947680 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 947680 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 947680 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1880090500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 1880090500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 538394011 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 538394011 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2418484511 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 2418484511 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2418484511 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 2418484511 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036822 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036822 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.007316 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.007316 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032091 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.032091 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032091 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.032091 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2059.159093 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2059.159093 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15541.654956 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15541.654956 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 2552.005435 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 2552.005435 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 2552.005435 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 2552.005435 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 942971 # number of writebacks +system.cpu.dcache.writebacks::total 942971 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 275787 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 275787 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 150248 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 150248 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 6 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 6 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 426035 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 426035 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 426035 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 426035 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 907182 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 907182 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 40524 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 40524 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 947706 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 947706 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 947706 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 947706 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10023226500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 10023226500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 922752968 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 922752968 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10945979468 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 10945979468 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10945979468 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10945979468 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036426 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036426 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.008558 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.008558 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031974 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.031974 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031974 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.031974 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11048.749314 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11048.749314 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22770.530254 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22770.530254 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11549.973798 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11549.973798 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11549.973798 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11549.973798 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 10470.960701 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1840613 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 10724.733108 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1834762 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 15503 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 118.726247 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 118.348836 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 9615.271069 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 626.227168 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 229.462463 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.293435 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.019111 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.007003 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.319548 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 27 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 912759 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 912786 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 942946 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 942946 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 20105 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 20105 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 27 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 932864 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 932891 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 27 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 932864 # number of overall hits -system.cpu.l2cache.overall_hits::total 932891 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 717 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 278 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 995 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 14538 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 14538 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 717 # number of demand (read+write) misses +system.cpu.l2cache.occ_blocks::writebacks 9870.615236 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 623.470728 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 230.647144 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.301227 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.019027 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.007039 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.327293 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 28 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 906888 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 906916 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 942971 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 942971 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 26002 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 26002 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 28 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 932890 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 932918 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 28 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 932890 # number of overall hits +system.cpu.l2cache.overall_hits::total 932918 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 715 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 279 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 994 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 14537 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 14537 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 715 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 14816 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 15533 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 717 # number of overall misses +system.cpu.l2cache.demand_misses::total 15531 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 715 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 14816 # number of overall misses -system.cpu.l2cache.overall_misses::total 15533 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23240500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 9566500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 32807000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 335686000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 335686000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 23240500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 345252500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 368493000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 23240500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 345252500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 368493000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 744 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 913037 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 913781 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 942946 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 942946 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 34643 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 34643 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 744 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 947680 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 948424 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 744 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 947680 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 948424 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.963710 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000304 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.001089 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.419652 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.419652 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.963710 # miss rate for demand accesses +system.cpu.l2cache.overall_misses::total 15531 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35034500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14031000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 49065500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 601080500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 601080500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 35034500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 615111500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 650146000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 35034500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 615111500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 650146000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 743 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 907167 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 907910 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 942971 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 942971 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 40539 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 40539 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 743 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 947706 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 948449 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 743 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 947706 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 948449 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.962315 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000308 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.001095 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.358593 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.358593 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.962315 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.015634 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.016378 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.963710 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.016375 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.962315 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.015634 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.016378 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 32413.528591 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34411.870504 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 32971.859296 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 23090.246251 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 23090.246251 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 32413.528591 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 23302.679536 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 23723.234404 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 32413.528591 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 23302.679536 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 23723.234404 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 27 # number of cycles access was blocked +system.cpu.l2cache.overall_miss_rate::total 0.016375 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48999.300699 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 50290.322581 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49361.670020 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 41348.318085 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 41348.318085 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48999.300699 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 41516.704914 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 41861.180864 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48999.300699 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 41516.704914 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 41861.180864 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 27 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 11 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 13 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 11 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 11 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 13 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 715 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 267 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 982 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14538 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 14538 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 715 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 14805 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 714 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 269 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 983 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14537 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 14537 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 714 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 14806 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 15520 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 715 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 14805 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 714 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 14806 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 15520 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 20653050 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8351373 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 29004423 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 284430809 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 284430809 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20653050 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 292782182 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 313435232 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20653050 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 292782182 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 313435232 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.961022 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000292 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001075 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.419652 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.419652 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.961022 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015622 # mshr miss rate for demand accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 26001093 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10248888 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 36249981 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 418962782 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 418962782 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 26001093 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 429211670 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 455212763 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 26001093 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 429211670 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 455212763 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.960969 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000297 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001083 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358593 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.358593 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.960969 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015623 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.016364 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.961022 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015622 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.960969 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015623 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.016364 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 28885.384615 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31278.550562 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 29536.072301 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 19564.644999 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 19564.644999 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 28885.384615 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 19775.898818 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 20195.569072 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 28885.384615 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 19775.898818 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 20195.569072 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36416.096639 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 38099.955390 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36876.888098 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 28820.443145 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 28820.443145 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36416.096639 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 28989.036202 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 29330.719265 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36416.096639 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 28989.036202 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 29330.719265 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt index 9850fa37f..91d2f15f8 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.147136 # Nu sim_ticks 147135976000 # Number of ticks simulated final_tick 147135976000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1039833 # Simulator instruction rate (inst/s) -host_op_rate 1047288 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1689137215 # Simulator tick rate (ticks/s) -host_mem_usage 366884 # Number of bytes of host memory used -host_seconds 87.11 # Real time elapsed on the host +host_inst_rate 1200528 # Simulator instruction rate (inst/s) +host_op_rate 1209136 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1950176496 # Simulator tick rate (ticks/s) +host_mem_usage 364464 # Number of bytes of host memory used +host_seconds 75.45 # Real time elapsed on the host sim_insts 90576861 # Number of instructions simulated sim_ops 91226312 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 36992 # Number of bytes read from this memory @@ -280,9 +280,9 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::total 11654.842955 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements system.cpu.l2cache.tagsinuse 9565.271881 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1827210 # Total number of references to valid blocks. +system.cpu.l2cache.total_refs 1827177 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 15323 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 119.246231 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 119.244078 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.occ_blocks::writebacks 8876.925013 # Average occupied blocks per requestor system.cpu.l2cache.occ_blocks::cpu.inst 495.124137 # Average occupied blocks per requestor |