summaryrefslogtreecommitdiff
path: root/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
index 683cfaa02..141b0c04b 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.366229 # Nu
sim_ticks 366229314500 # Number of ticks simulated
final_tick 366229314500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 561124 # Simulator instruction rate (inst/s)
-host_op_rate 988050 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1300728257 # Simulator tick rate (ticks/s)
-host_mem_usage 412916 # Number of bytes of host memory used
-host_seconds 281.56 # Real time elapsed on the host
+host_inst_rate 1002365 # Simulator instruction rate (inst/s)
+host_op_rate 1765004 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2323557450 # Simulator tick rate (ticks/s)
+host_mem_usage 412036 # Number of bytes of host memory used
+host_seconds 157.62 # Real time elapsed on the host
sim_insts 157988548 # Number of instructions simulated
sim_ops 278192465 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -78,7 +78,9 @@ system.cpu.op_class::FloatAdd 12 0.00% 56.07% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 56.07% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 56.07% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 56.07% # Class of executed instruction
@@ -100,8 +102,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 56.07% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 56.07% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 56.07% # Class of executed instruction
-system.cpu.op_class::MemRead 90779385 32.63% 88.70% # Class of executed instruction
-system.cpu.op_class::MemWrite 31439752 11.30% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 90779371 32.63% 88.70% # Class of executed instruction
+system.cpu.op_class::MemWrite 31439738 11.30% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 14 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 14 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 278192465 # Class of executed instruction