summaryrefslogtreecommitdiff
path: root/tests/long/se/20.parser/ref/arm/linux/o3-timing
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/20.parser/ref/arm/linux/o3-timing')
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini2
-rwxr-xr-xtests/long/se/20.parser/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt12
3 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini b/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
index 67485e1be..74b919a26 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
@@ -594,7 +594,7 @@ id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=0
-id_aa64pfr0_el1=17
+id_aa64pfr0_el1=34
id_aa64pfr1_el1=0
id_isar0=34607377
id_isar1=34677009
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout b/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
index 3589e4728..03bbf5323 100755
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
@@ -3,9 +3,9 @@ Redirecting stderr to build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing/
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jul 21 2016 14:37:41
-gem5 started Jul 21 2016 14:46:05
-gem5 executing on e108600-lin, pid 23184
+gem5 compiled Aug 1 2016 17:10:05
+gem5 started Aug 1 2016 17:27:26
+gem5 executing on e108600-lin, pid 12521
command line: /work/curdun01/gem5-external.hg/build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/20.parser/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
index 083d24314..d31d95a5e 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.232865 # Nu
sim_ticks 232864525000 # Number of ticks simulated
final_tick 232864525000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 156445 # Simulator instruction rate (inst/s)
-host_op_rate 169485 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 72105974 # Simulator tick rate (ticks/s)
-host_mem_usage 295816 # Number of bytes of host memory used
-host_seconds 3229.48 # Real time elapsed on the host
+host_inst_rate 208842 # Simulator instruction rate (inst/s)
+host_op_rate 226249 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 96255881 # Simulator tick rate (ticks/s)
+host_mem_usage 295820 # Number of bytes of host memory used
+host_seconds 2419.22 # Real time elapsed on the host
sim_insts 505234934 # Number of instructions simulated
sim_ops 547348155 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -718,7 +718,7 @@ system.cpu.int_regfile_writes 327337405 # nu
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.cc_regfile_reads 2166261838 # number of cc regfile reads
system.cpu.cc_regfile_writes 376539611 # number of cc regfile writes
-system.cpu.misc_regfile_reads 217603177 # number of misc regfile reads
+system.cpu.misc_regfile_reads 217603179 # number of misc regfile reads
system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232864525000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 2817145 # number of replacements