summaryrefslogtreecommitdiff
path: root/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt16
1 files changed, 10 insertions, 6 deletions
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
index 9780dac13..dc3d7ebff 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.708700 # Nu
sim_ticks 708700329500 # Number of ticks simulated
final_tick 708700329500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 820539 # Simulator instruction rate (inst/s)
-host_op_rate 888607 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1151553403 # Simulator tick rate (ticks/s)
-host_mem_usage 275232 # Number of bytes of host memory used
-host_seconds 615.43 # Real time elapsed on the host
+host_inst_rate 1580290 # Simulator instruction rate (inst/s)
+host_op_rate 1711383 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2217795996 # Simulator tick rate (ticks/s)
+host_mem_usage 275040 # Number of bytes of host memory used
+host_seconds 319.55 # Real time elapsed on the host
sim_insts 504984064 # Number of instructions simulated
sim_ops 546875315 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -194,7 +194,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 68.52% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 68.52% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 68.52% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 68.52% # Class of executed instruction
@@ -217,7 +219,9 @@ system.cpu.op_class::SimdFloatMult 0 0.00% 68.52% # Cl
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 68.52% # Class of executed instruction
system.cpu.op_class::MemRead 115883283 21.12% 89.64% # Class of executed instruction
-system.cpu.op_class::MemWrite 56860222 10.36% 100.00% # Class of executed instruction
+system.cpu.op_class::MemWrite 56860206 10.36% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 16 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 548692589 # Class of executed instruction