summaryrefslogtreecommitdiff
path: root/tests/long/se/30.eon/ref/arm/linux/simple-timing
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/30.eon/ref/arm/linux/simple-timing')
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini2
-rwxr-xr-xtests/long/se/30.eon/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt12
3 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
index 8414937bc..37b45f338 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
@@ -183,7 +183,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/arm/linux/eon
+executable=/projects/pd/randd/dist/cpu2000/binaries/arm/linux/eon
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
index aff2d34a5..0225feba2 100755
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Feb 11 2012 13:10:40
-gem5 started Feb 11 2012 16:01:56
-gem5 executing on zizzer
+gem5 compiled Mar 17 2012 11:46:05
+gem5 started Mar 17 2012 17:16:21
+gem5 executing on u200540-lin
command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/30.eon/arm/linux/simple-timing -re tests/run.py build/ARM/tests/fast/long/se/30.eon/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
index 4bf4fdf3e..7147319f6 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.525854 # Nu
sim_ticks 525854475000 # Number of ticks simulated
final_tick 525854475000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1224247 # Simulator instruction rate (inst/s)
-host_op_rate 1565155 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2360407719 # Simulator tick rate (ticks/s)
-host_mem_usage 233372 # Number of bytes of host memory used
-host_seconds 222.78 # Real time elapsed on the host
+host_inst_rate 1189484 # Simulator instruction rate (inst/s)
+host_op_rate 1520711 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2293381880 # Simulator tick rate (ticks/s)
+host_mem_usage 230756 # Number of bytes of host memory used
+host_seconds 229.29 # Real time elapsed on the host
sim_insts 272739291 # Number of instructions simulated
sim_ops 348687131 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 437312 # Number of bytes read from this memory
@@ -71,7 +71,7 @@ system.cpu.committedOps 348687131 # Nu
system.cpu.num_int_alu_accesses 279584925 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 114216705 # Number of float alu accesses
system.cpu.num_func_calls 12433363 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 18102313 # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts 18087061 # number of instructions that are conditional controls
system.cpu.num_int_insts 279584925 # number of integer instructions
system.cpu.num_fp_insts 114216705 # number of float instructions
system.cpu.num_int_register_reads 2212913209 # number of times the integer registers were read