diff options
Diffstat (limited to 'tests/long/se/30.eon/ref/arm/linux/simple-timing')
4 files changed, 0 insertions, 1241 deletions
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini deleted file mode 100644 index e57f29bfa..000000000 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini +++ /dev/null @@ -1,499 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=TimingSimpleCPU -children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -branchPred=Null -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook -cwd=build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/cpu2000/binaries/arm/linux/eon -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=0:134217727:0:0:0:0 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simerr b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simerr deleted file mode 100755 index a91025695..000000000 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simerr +++ /dev/null @@ -1,53 +0,0 @@ -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... -info: Increasing stack size by one page. -getting pixel output filename pixels_out.cook -opening control file chair.control.cook -opening camera file chair.camera -opening surfaces file chair.surfaces -reading data -info: Increasing stack size by one page. -processing 8parts -Grid measure is 6 by 3.0001 by 6 -cell dimension is 0.863065 -Creating grid for list of length 21 -Grid size = 7 by 4 by 7 -Total occupancy = 236 -reading control stream -reading camera stream -Writing to chair.cook.ppm -calculating 15 by 15 image with 196 samples -col 0. . . -col 1. . . -col 2. . . -col 3. . . -col 4. . . -col 5. . . -col 6. . . -col 7. . . -col 8. . . -col 9. . . -col 10. . . -col 11. . . -col 12. . . -col 13. . . -col 14. . . -Writing to chair.cook.ppm -info: Increasing stack size by one page. -info: Increasing stack size by one page. -0 8 14 -1 8 14 -2 8 14 -3 8 14 -4 8 14 -5 8 14 -6 8 14 -7 8 14 -8 8 14 -9 8 14 -10 8 14 -11 8 14 -12 8 14 -13 8 14 -14 8 14 diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout deleted file mode 100755 index 7aa5c7a76..000000000 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout +++ /dev/null @@ -1,14 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing/simout -Redirecting stderr to build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 17:56:13 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 54216 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py long/se/30.eon/arm/linux/simple-timing - -Global frequency set at 1000000000000 ticks per second -Eon, Version 1.1 -OO-style eon Time= 0.510000 -Exiting @ tick 517297855500 because exiting with last active thread context diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt deleted file mode 100644 index c9e238fff..000000000 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt +++ /dev/null @@ -1,675 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.517298 -sim_ticks 517297855500 -final_tick 517297855500 -sim_freq 1000000000000 -host_inst_rate 473413 -host_op_rate 568350 -host_tick_rate 897909978 -host_mem_usage 288888 -host_seconds 576.11 -sim_insts 272739286 -sim_ops 327433744 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.physmem.bytes_read::cpu.inst 166912 -system.physmem.bytes_read::cpu.data 270336 -system.physmem.bytes_read::total 437248 -system.physmem.bytes_inst_read::cpu.inst 166912 -system.physmem.bytes_inst_read::total 166912 -system.physmem.num_reads::cpu.inst 2608 -system.physmem.num_reads::cpu.data 4224 -system.physmem.num_reads::total 6832 -system.physmem.bw_read::cpu.inst 322661 -system.physmem.bw_read::cpu.data 522593 -system.physmem.bw_read::total 845254 -system.physmem.bw_inst_read::cpu.inst 322661 -system.physmem.bw_inst_read::total 322661 -system.physmem.bw_total::cpu.inst 322661 -system.physmem.bw_total::cpu.data 522593 -system.physmem.bw_total::total 845254 -system.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu_clk_domain.clock 500 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.workload.numSyscalls 191 -system.cpu.pwrStateResidencyTicks::ON 517297855500 -system.cpu.numCycles 1034595711 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.committedInsts 272739286 -system.cpu.committedOps 327433744 -system.cpu.num_int_alu_accesses 258331537 -system.cpu.num_fp_alu_accesses 114216705 -system.cpu.num_func_calls 12448615 -system.cpu.num_conditional_control_insts 15799349 -system.cpu.num_int_insts 258331537 -system.cpu.num_fp_insts 114216705 -system.cpu.num_int_register_reads 979511506 -system.cpu.num_int_register_writes 162499693 -system.cpu.num_fp_register_reads 180262959 -system.cpu.num_fp_register_writes 126152315 -system.cpu.num_cc_register_reads 1242915503 -system.cpu.num_cc_register_writes 76361814 -system.cpu.num_mem_refs 168107847 -system.cpu.num_load_insts 85732248 -system.cpu.num_store_insts 82375599 -system.cpu.num_idle_cycles 0 -system.cpu.num_busy_cycles 1034595711 -system.cpu.not_idle_fraction 1 -system.cpu.idle_fraction 0 -system.cpu.Branches 30563503 -system.cpu.op_class::No_OpClass 0 0.00% 0.00% -system.cpu.op_class::IntAlu 104312544 31.82% 31.82% -system.cpu.op_class::IntMult 2145905 0.65% 32.48% -system.cpu.op_class::IntDiv 0 0.00% 32.48% -system.cpu.op_class::FloatAdd 0 0.00% 32.48% -system.cpu.op_class::FloatCmp 0 0.00% 32.48% -system.cpu.op_class::FloatCvt 0 0.00% 32.48% -system.cpu.op_class::FloatMult 0 0.00% 32.48% -system.cpu.op_class::FloatMultAcc 0 0.00% 32.48% -system.cpu.op_class::FloatDiv 0 0.00% 32.48% -system.cpu.op_class::FloatMisc 0 0.00% 32.48% -system.cpu.op_class::FloatSqrt 0 0.00% 32.48% -system.cpu.op_class::SimdAdd 0 0.00% 32.48% -system.cpu.op_class::SimdAddAcc 0 0.00% 32.48% -system.cpu.op_class::SimdAlu 0 0.00% 32.48% -system.cpu.op_class::SimdCmp 0 0.00% 32.48% -system.cpu.op_class::SimdCvt 0 0.00% 32.48% -system.cpu.op_class::SimdMisc 0 0.00% 32.48% -system.cpu.op_class::SimdMult 0 0.00% 32.48% -system.cpu.op_class::SimdMultAcc 0 0.00% 32.48% -system.cpu.op_class::SimdShift 0 0.00% 32.48% -system.cpu.op_class::SimdShiftAcc 0 0.00% 32.48% -system.cpu.op_class::SimdSqrt 0 0.00% 32.48% -system.cpu.op_class::SimdFloatAdd 6594343 2.01% 34.49% -system.cpu.op_class::SimdFloatAlu 0 0.00% 34.49% -system.cpu.op_class::SimdFloatCmp 7943502 2.42% 36.91% -system.cpu.op_class::SimdFloatCvt 3118180 0.95% 37.86% -system.cpu.op_class::SimdFloatDiv 1563217 0.48% 38.34% -system.cpu.op_class::SimdFloatMisc 19652356 6.00% 44.33% -system.cpu.op_class::SimdFloatMult 7136937 2.18% 46.51% -system.cpu.op_class::SimdFloatMultAcc 7062098 2.15% 48.66% -system.cpu.op_class::SimdFloatSqrt 175285 0.05% 48.72% -system.cpu.op_class::MemRead 44185174 13.48% 62.20% -system.cpu.op_class::MemWrite 55008381 16.78% 78.98% -system.cpu.op_class::FloatMemRead 41547074 12.67% 91.65% -system.cpu.op_class::FloatMemWrite 27367218 8.35% 100.00% -system.cpu.op_class::IprAccess 0 0.00% 100.00% -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% -system.cpu.op_class::total 327812214 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.dcache.tags.replacements 1332 -system.cpu.dcache.tags.tagsinuse 3078.320204 -system.cpu.dcache.tags.total_refs 168359617 -system.cpu.dcache.tags.sampled_refs 4478 -system.cpu.dcache.tags.avg_refs 37597.056052 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 3078.320204 -system.cpu.dcache.tags.occ_percent::cpu.data 0.751543 -system.cpu.dcache.tags.occ_percent::total 0.751543 -system.cpu.dcache.tags.occ_task_id_blocks::1024 3146 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 11 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 20 -system.cpu.dcache.tags.age_task_id_blocks_1024::2 10 -system.cpu.dcache.tags.age_task_id_blocks_1024::3 677 -system.cpu.dcache.tags.age_task_id_blocks_1024::4 2428 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.768066 -system.cpu.dcache.tags.tag_accesses 336732670 -system.cpu.dcache.tags.data_accesses 336732670 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.dcache.ReadReq_hits::cpu.data 86233963 -system.cpu.dcache.ReadReq_hits::total 86233963 -system.cpu.dcache.WriteReq_hits::cpu.data 82049805 -system.cpu.dcache.WriteReq_hits::total 82049805 -system.cpu.dcache.SoftPFReq_hits::cpu.data 54059 -system.cpu.dcache.SoftPFReq_hits::total 54059 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10895 -system.cpu.dcache.LoadLockedReq_hits::total 10895 -system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 -system.cpu.dcache.StoreCondReq_hits::total 10895 -system.cpu.dcache.demand_hits::cpu.data 168283768 -system.cpu.dcache.demand_hits::total 168283768 -system.cpu.dcache.overall_hits::cpu.data 168337827 -system.cpu.dcache.overall_hits::total 168337827 -system.cpu.dcache.ReadReq_misses::cpu.data 1604 -system.cpu.dcache.ReadReq_misses::total 1604 -system.cpu.dcache.WriteReq_misses::cpu.data 2872 -system.cpu.dcache.WriteReq_misses::total 2872 -system.cpu.dcache.SoftPFReq_misses::cpu.data 3 -system.cpu.dcache.SoftPFReq_misses::total 3 -system.cpu.dcache.demand_misses::cpu.data 4476 -system.cpu.dcache.demand_misses::total 4476 -system.cpu.dcache.overall_misses::cpu.data 4479 -system.cpu.dcache.overall_misses::total 4479 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 89418000 -system.cpu.dcache.ReadReq_miss_latency::total 89418000 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 180278500 -system.cpu.dcache.WriteReq_miss_latency::total 180278500 -system.cpu.dcache.demand_miss_latency::cpu.data 269696500 -system.cpu.dcache.demand_miss_latency::total 269696500 -system.cpu.dcache.overall_miss_latency::cpu.data 269696500 -system.cpu.dcache.overall_miss_latency::total 269696500 -system.cpu.dcache.ReadReq_accesses::cpu.data 86235567 -system.cpu.dcache.ReadReq_accesses::total 86235567 -system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 -system.cpu.dcache.WriteReq_accesses::total 82052677 -system.cpu.dcache.SoftPFReq_accesses::cpu.data 54062 -system.cpu.dcache.SoftPFReq_accesses::total 54062 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10895 -system.cpu.dcache.LoadLockedReq_accesses::total 10895 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 -system.cpu.dcache.StoreCondReq_accesses::total 10895 -system.cpu.dcache.demand_accesses::cpu.data 168288244 -system.cpu.dcache.demand_accesses::total 168288244 -system.cpu.dcache.overall_accesses::cpu.data 168342306 -system.cpu.dcache.overall_accesses::total 168342306 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000019 -system.cpu.dcache.ReadReq_miss_rate::total 0.000019 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000035 -system.cpu.dcache.WriteReq_miss_rate::total 0.000035 -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000055 -system.cpu.dcache.SoftPFReq_miss_rate::total 0.000055 -system.cpu.dcache.demand_miss_rate::cpu.data 0.000027 -system.cpu.dcache.demand_miss_rate::total 0.000027 -system.cpu.dcache.overall_miss_rate::cpu.data 0.000027 -system.cpu.dcache.overall_miss_rate::total 0.000027 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55746.882793 -system.cpu.dcache.ReadReq_avg_miss_latency::total 55746.882793 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62771.065460 -system.cpu.dcache.WriteReq_avg_miss_latency::total 62771.065460 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 60253.909741 -system.cpu.dcache.demand_avg_miss_latency::total 60253.909741 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 60213.552132 -system.cpu.dcache.overall_avg_miss_latency::total 60213.552132 -system.cpu.dcache.blocked_cycles::no_mshrs 0 -system.cpu.dcache.blocked_cycles::no_targets 0 -system.cpu.dcache.blocked::no_mshrs 0 -system.cpu.dcache.blocked::no_targets 0 -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan -system.cpu.dcache.avg_blocked_cycles::no_targets nan -system.cpu.dcache.writebacks::writebacks 998 -system.cpu.dcache.writebacks::total 998 -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1 -system.cpu.dcache.ReadReq_mshr_hits::total 1 -system.cpu.dcache.demand_mshr_hits::cpu.data 1 -system.cpu.dcache.demand_mshr_hits::total 1 -system.cpu.dcache.overall_mshr_hits::cpu.data 1 -system.cpu.dcache.overall_mshr_hits::total 1 -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1603 -system.cpu.dcache.ReadReq_mshr_misses::total 1603 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2872 -system.cpu.dcache.WriteReq_mshr_misses::total 2872 -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 3 -system.cpu.dcache.SoftPFReq_mshr_misses::total 3 -system.cpu.dcache.demand_mshr_misses::cpu.data 4475 -system.cpu.dcache.demand_mshr_misses::total 4475 -system.cpu.dcache.overall_mshr_misses::cpu.data 4478 -system.cpu.dcache.overall_mshr_misses::total 4478 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 87767000 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 87767000 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 177406500 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 177406500 -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 186000 -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 186000 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 265173500 -system.cpu.dcache.demand_mshr_miss_latency::total 265173500 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 265359500 -system.cpu.dcache.overall_mshr_miss_latency::total 265359500 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000055 -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000055 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 -system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 -system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54751.715533 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54751.715533 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61771.065460 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61771.065460 -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 62000 -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62000 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59256.648045 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 59256.648045 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59258.485931 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 59258.485931 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.icache.tags.replacements 13796 -system.cpu.icache.tags.tagsinuse 1765.939670 -system.cpu.icache.tags.total_refs 348644750 -system.cpu.icache.tags.sampled_refs 15603 -system.cpu.icache.tags.avg_refs 22344.725373 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 1765.939670 -system.cpu.icache.tags.occ_percent::cpu.inst 0.862275 -system.cpu.icache.tags.occ_percent::total 0.862275 -system.cpu.icache.tags.occ_task_id_blocks::1024 1807 -system.cpu.icache.tags.age_task_id_blocks_1024::0 30 -system.cpu.icache.tags.age_task_id_blocks_1024::1 66 -system.cpu.icache.tags.age_task_id_blocks_1024::2 26 -system.cpu.icache.tags.age_task_id_blocks_1024::3 161 -system.cpu.icache.tags.age_task_id_blocks_1024::4 1524 -system.cpu.icache.tags.occ_task_id_percent::1024 0.882324 -system.cpu.icache.tags.tag_accesses 697336309 -system.cpu.icache.tags.data_accesses 697336309 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.icache.ReadReq_hits::cpu.inst 348644750 -system.cpu.icache.ReadReq_hits::total 348644750 -system.cpu.icache.demand_hits::cpu.inst 348644750 -system.cpu.icache.demand_hits::total 348644750 -system.cpu.icache.overall_hits::cpu.inst 348644750 -system.cpu.icache.overall_hits::total 348644750 -system.cpu.icache.ReadReq_misses::cpu.inst 15603 -system.cpu.icache.ReadReq_misses::total 15603 -system.cpu.icache.demand_misses::cpu.inst 15603 -system.cpu.icache.demand_misses::total 15603 -system.cpu.icache.overall_misses::cpu.inst 15603 -system.cpu.icache.overall_misses::total 15603 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 341054000 -system.cpu.icache.ReadReq_miss_latency::total 341054000 -system.cpu.icache.demand_miss_latency::cpu.inst 341054000 -system.cpu.icache.demand_miss_latency::total 341054000 -system.cpu.icache.overall_miss_latency::cpu.inst 341054000 -system.cpu.icache.overall_miss_latency::total 341054000 -system.cpu.icache.ReadReq_accesses::cpu.inst 348660353 -system.cpu.icache.ReadReq_accesses::total 348660353 -system.cpu.icache.demand_accesses::cpu.inst 348660353 -system.cpu.icache.demand_accesses::total 348660353 -system.cpu.icache.overall_accesses::cpu.inst 348660353 -system.cpu.icache.overall_accesses::total 348660353 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000045 -system.cpu.icache.ReadReq_miss_rate::total 0.000045 -system.cpu.icache.demand_miss_rate::cpu.inst 0.000045 -system.cpu.icache.demand_miss_rate::total 0.000045 -system.cpu.icache.overall_miss_rate::cpu.inst 0.000045 -system.cpu.icache.overall_miss_rate::total 0.000045 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21858.232391 -system.cpu.icache.ReadReq_avg_miss_latency::total 21858.232391 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 21858.232391 -system.cpu.icache.demand_avg_miss_latency::total 21858.232391 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 21858.232391 -system.cpu.icache.overall_avg_miss_latency::total 21858.232391 -system.cpu.icache.blocked_cycles::no_mshrs 0 -system.cpu.icache.blocked_cycles::no_targets 0 -system.cpu.icache.blocked::no_mshrs 0 -system.cpu.icache.blocked::no_targets 0 -system.cpu.icache.avg_blocked_cycles::no_mshrs nan -system.cpu.icache.avg_blocked_cycles::no_targets nan -system.cpu.icache.writebacks::writebacks 13796 -system.cpu.icache.writebacks::total 13796 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15603 -system.cpu.icache.ReadReq_mshr_misses::total 15603 -system.cpu.icache.demand_mshr_misses::cpu.inst 15603 -system.cpu.icache.demand_mshr_misses::total 15603 -system.cpu.icache.overall_mshr_misses::cpu.inst 15603 -system.cpu.icache.overall_mshr_misses::total 15603 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 325451000 -system.cpu.icache.ReadReq_mshr_miss_latency::total 325451000 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 325451000 -system.cpu.icache.demand_mshr_miss_latency::total 325451000 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 325451000 -system.cpu.icache.overall_mshr_miss_latency::total 325451000 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000045 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000045 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000045 -system.cpu.icache.demand_mshr_miss_rate::total 0.000045 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000045 -system.cpu.icache.overall_mshr_miss_rate::total 0.000045 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20858.232391 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20858.232391 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20858.232391 -system.cpu.icache.demand_avg_mshr_miss_latency::total 20858.232391 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20858.232391 -system.cpu.icache.overall_avg_mshr_miss_latency::total 20858.232391 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 5901.352793 -system.cpu.l2cache.tags.total_refs 20712 -system.cpu.l2cache.tags.sampled_refs 6832 -system.cpu.l2cache.tags.avg_refs 3.031616 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2407.314356 -system.cpu.l2cache.tags.occ_blocks::cpu.data 3494.038437 -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.073465 -system.cpu.l2cache.tags.occ_percent::cpu.data 0.106630 -system.cpu.l2cache.tags.occ_percent::total 0.180095 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 6832 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 31 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 43 -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 33 -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 758 -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 5967 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.208496 -system.cpu.l2cache.tags.tag_accesses 227184 -system.cpu.l2cache.tags.data_accesses 227184 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.l2cache.WritebackDirty_hits::writebacks 998 -system.cpu.l2cache.WritebackDirty_hits::total 998 -system.cpu.l2cache.WritebackClean_hits::writebacks 6212 -system.cpu.l2cache.WritebackClean_hits::total 6212 -system.cpu.l2cache.ReadExReq_hits::cpu.data 16 -system.cpu.l2cache.ReadExReq_hits::total 16 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 12995 -system.cpu.l2cache.ReadCleanReq_hits::total 12995 -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 238 -system.cpu.l2cache.ReadSharedReq_hits::total 238 -system.cpu.l2cache.demand_hits::cpu.inst 12995 -system.cpu.l2cache.demand_hits::cpu.data 254 -system.cpu.l2cache.demand_hits::total 13249 -system.cpu.l2cache.overall_hits::cpu.inst 12995 -system.cpu.l2cache.overall_hits::cpu.data 254 -system.cpu.l2cache.overall_hits::total 13249 -system.cpu.l2cache.ReadExReq_misses::cpu.data 2856 -system.cpu.l2cache.ReadExReq_misses::total 2856 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2608 -system.cpu.l2cache.ReadCleanReq_misses::total 2608 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1368 -system.cpu.l2cache.ReadSharedReq_misses::total 1368 -system.cpu.l2cache.demand_misses::cpu.inst 2608 -system.cpu.l2cache.demand_misses::cpu.data 4224 -system.cpu.l2cache.demand_misses::total 6832 -system.cpu.l2cache.overall_misses::cpu.inst 2608 -system.cpu.l2cache.overall_misses::cpu.data 4224 -system.cpu.l2cache.overall_misses::total 6832 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 172926500 -system.cpu.l2cache.ReadExReq_miss_latency::total 172926500 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 157900000 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 157900000 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 82959000 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 82959000 -system.cpu.l2cache.demand_miss_latency::cpu.inst 157900000 -system.cpu.l2cache.demand_miss_latency::cpu.data 255885500 -system.cpu.l2cache.demand_miss_latency::total 413785500 -system.cpu.l2cache.overall_miss_latency::cpu.inst 157900000 -system.cpu.l2cache.overall_miss_latency::cpu.data 255885500 -system.cpu.l2cache.overall_miss_latency::total 413785500 -system.cpu.l2cache.WritebackDirty_accesses::writebacks 998 -system.cpu.l2cache.WritebackDirty_accesses::total 998 -system.cpu.l2cache.WritebackClean_accesses::writebacks 6212 -system.cpu.l2cache.WritebackClean_accesses::total 6212 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2872 -system.cpu.l2cache.ReadExReq_accesses::total 2872 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15603 -system.cpu.l2cache.ReadCleanReq_accesses::total 15603 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1606 -system.cpu.l2cache.ReadSharedReq_accesses::total 1606 -system.cpu.l2cache.demand_accesses::cpu.inst 15603 -system.cpu.l2cache.demand_accesses::cpu.data 4478 -system.cpu.l2cache.demand_accesses::total 20081 -system.cpu.l2cache.overall_accesses::cpu.inst 15603 -system.cpu.l2cache.overall_accesses::cpu.data 4478 -system.cpu.l2cache.overall_accesses::total 20081 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994429 -system.cpu.l2cache.ReadExReq_miss_rate::total 0.994429 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.167147 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.851806 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.851806 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.943278 -system.cpu.l2cache.demand_miss_rate::total 0.340222 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.943278 -system.cpu.l2cache.overall_miss_rate::total 0.340222 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60548.494398 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60548.494398 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60544.478528 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60544.478528 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60642.543860 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60642.543860 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60544.478528 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60578.953598 -system.cpu.l2cache.demand_avg_miss_latency::total 60565.793326 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60544.478528 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60578.953598 -system.cpu.l2cache.overall_avg_miss_latency::total 60565.793326 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2856 -system.cpu.l2cache.ReadExReq_mshr_misses::total 2856 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2608 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2608 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1368 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1368 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2608 -system.cpu.l2cache.demand_mshr_misses::cpu.data 4224 -system.cpu.l2cache.demand_mshr_misses::total 6832 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2608 -system.cpu.l2cache.overall_mshr_misses::cpu.data 4224 -system.cpu.l2cache.overall_mshr_misses::total 6832 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 144366500 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 144366500 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 131820000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 131820000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 69279000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 69279000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 131820000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 213645500 -system.cpu.l2cache.demand_mshr_miss_latency::total 345465500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 131820000 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 213645500 -system.cpu.l2cache.overall_mshr_miss_latency::total 345465500 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994429 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994429 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.167147 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.851806 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.851806 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.943278 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.340222 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.167147 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.943278 -system.cpu.l2cache.overall_mshr_miss_rate::total 0.340222 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50548.494398 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50548.494398 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50544.478528 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50544.478528 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50642.543860 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50642.543860 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50544.478528 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50578.953598 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50565.793326 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50544.478528 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50578.953598 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50565.793326 -system.cpu.toL2Bus.snoop_filter.tot_requests 35209 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 15221 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 7665 -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.cpu.toL2Bus.trans_dist::ReadResp 17209 -system.cpu.toL2Bus.trans_dist::WritebackDirty 998 -system.cpu.toL2Bus.trans_dist::WritebackClean 13796 -system.cpu.toL2Bus.trans_dist::CleanEvict 334 -system.cpu.toL2Bus.trans_dist::ReadExReq 2872 -system.cpu.toL2Bus.trans_dist::ReadExResp 2872 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 15603 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1606 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45002 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10288 -system.cpu.toL2Bus.pkt_count::total 55290 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1881536 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 350464 -system.cpu.toL2Bus.pkt_size::total 2232000 -system.cpu.toL2Bus.snoops 0 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 20081 -system.cpu.toL2Bus.snoop_fanout::mean 0.386335 -system.cpu.toL2Bus.snoop_fanout::stdev 0.486921 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 12323 61.37% 61.37% -system.cpu.toL2Bus.snoop_fanout::1 7758 38.63% 100.00% -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 1 -system.cpu.toL2Bus.snoop_fanout::total 20081 -system.cpu.toL2Bus.reqLayer0.occupancy 32398500 -system.cpu.toL2Bus.reqLayer0.utilization 0.0 -system.cpu.toL2Bus.respLayer0.occupancy 23404500 -system.cpu.toL2Bus.respLayer0.utilization 0.0 -system.cpu.toL2Bus.respLayer1.occupancy 6717000 -system.cpu.toL2Bus.respLayer1.utilization 0.0 -system.membus.snoop_filter.tot_requests 6833 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 517297855500 -system.membus.trans_dist::ReadResp 3976 -system.membus.trans_dist::ReadExReq 2856 -system.membus.trans_dist::ReadExResp 2856 -system.membus.trans_dist::ReadSharedReq 3976 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 13664 -system.membus.pkt_count::total 13664 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 437248 -system.membus.pkt_size::total 437248 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 6833 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 6833 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 6833 -system.membus.reqLayer0.occupancy 7281500 -system.membus.reqLayer0.utilization 0.0 -system.membus.respLayer1.occupancy 34160000 -system.membus.respLayer1.utilization 0.0 - ----------- End Simulation Statistics ---------- |