summaryrefslogtreecommitdiff
path: root/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt')
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt45
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
index 96fb665fa..ef8e8a3ca 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.769740 # Nu
sim_ticks 2769739533000 # Number of ticks simulated
final_tick 2769739533000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1066482 # Simulator instruction rate (inst/s)
-host_op_rate 1066482 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1470331870 # Simulator tick rate (ticks/s)
-host_mem_usage 289152 # Number of bytes of host memory used
-host_seconds 1883.75 # Real time elapsed on the host
+host_inst_rate 1094265 # Simulator instruction rate (inst/s)
+host_op_rate 1094265 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1508635104 # Simulator tick rate (ticks/s)
+host_mem_usage 274392 # Number of bytes of host memory used
+host_seconds 1835.92 # Real time elapsed on the host
sim_insts 2008987605 # Number of instructions simulated
sim_ops 2008987605 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -109,6 +109,41 @@ system.cpu.num_busy_cycles 5539479066 # Nu
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 266706457 # Number of branches fetched
+system.cpu.op_class::No_OpClass 185946986 9.25% 9.25% # Class of executed instruction
+system.cpu.op_class::IntAlu 1058512437 52.68% 61.93% # Class of executed instruction
+system.cpu.op_class::IntMult 15158 0.00% 61.93% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 61.93% # Class of executed instruction
+system.cpu.op_class::FloatAdd 27517120 1.37% 63.30% # Class of executed instruction
+system.cpu.op_class::FloatCmp 8254514 0.41% 63.71% # Class of executed instruction
+system.cpu.op_class::FloatCvt 6876464 0.34% 64.05% # Class of executed instruction
+system.cpu.op_class::FloatMult 4 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 64.05% # Class of executed instruction
+system.cpu.op_class::MemRead 511488910 25.45% 89.51% # Class of executed instruction
+system.cpu.op_class::MemWrite 210809477 10.49% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 2009421070 # Class of executed instruction
system.cpu.icache.tags.replacements 9046 # number of replacements
system.cpu.icache.tags.tagsinuse 1478.418050 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 2009410475 # Total number of references to valid blocks.