diff options
Diffstat (limited to 'tests/long/se/40.perlbmk/ref/arm')
-rw-r--r-- | tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt index 70391a345..c008b73ab 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.659244 # Nu sim_ticks 659244465000 # Number of ticks simulated final_tick 659244465000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 88407 # Simulator instruction rate (inst/s) -host_op_rate 120399 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 42099861 # Simulator tick rate (ticks/s) -host_mem_usage 243836 # Number of bytes of host memory used -host_seconds 15659.07 # Real time elapsed on the host +host_inst_rate 153116 # Simulator instruction rate (inst/s) +host_op_rate 208523 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 72914339 # Simulator tick rate (ticks/s) +host_mem_usage 237584 # Number of bytes of host memory used +host_seconds 9041.36 # Real time elapsed on the host sim_insts 1384375635 # Number of instructions simulated sim_ops 1885330387 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 199616 # Number of bytes read from this memory @@ -504,11 +504,11 @@ system.cpu.dcache.demand_avg_miss_latency::total 33900.527612 system.cpu.dcache.overall_avg_miss_latency::cpu.data 33900.527612 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::total 33900.527612 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 52500 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 105 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 3 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 17500 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 35 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 108430 # number of writebacks |