summaryrefslogtreecommitdiff
path: root/tests/long/se/40.perlbmk/ref
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/40.perlbmk/ref')
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini1
-rwxr-xr-xtests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini1
-rwxr-xr-xtests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt14
6 files changed, 22 insertions, 20 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
index cb1d4f78d..507dc65a9 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
index 6fa75b847..091ca3b5c 100755
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
@@ -1,8 +1,10 @@
+Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 24 2013 03:08:53
-gem5 started Sep 28 2013 09:53:14
+gem5 compiled Oct 15 2013 18:24:51
+gem5 started Oct 15 2013 18:56:50
gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
index 669d3dfc7..580dd6a6a 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.631883 # Nu
sim_ticks 631883288500 # Number of ticks simulated
final_tick 631883288500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 177291 # Simulator instruction rate (inst/s)
-host_op_rate 177291 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 61450789 # Simulator tick rate (ticks/s)
-host_mem_usage 236780 # Number of bytes of host memory used
-host_seconds 10282.75 # Real time elapsed on the host
+host_inst_rate 151695 # Simulator instruction rate (inst/s)
+host_op_rate 151695 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 52578725 # Simulator tick rate (ticks/s)
+host_mem_usage 240040 # Number of bytes of host memory used
+host_seconds 12017.85 # Real time elapsed on the host
sim_insts 1823043370 # Number of instructions simulated
sim_ops 1823043370 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 176064 # Number of bytes read from this memory
@@ -370,8 +370,8 @@ system.cpu.rename.IQFullEvents 15191 # Nu
system.cpu.rename.LSQFullEvents 28875434 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2054257390 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3579193509 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 3458491340 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 120702169 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 3493818421 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 85375087 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 669288320 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4234 # count of serializing insts renamed
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
index f5cd82b95..be78ce1bf 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
index 6bce28421..3ba2de45d 100755
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing/simout
-Redirecting stderr to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 07:58:15
-gem5 started Sep 22 2013 08:57:23
+gem5 compiled Oct 16 2013 01:36:42
+gem5 started Oct 16 2013 02:40:46
gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
index 5f69a496c..d3db51b2e 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.640648 # Nu
sim_ticks 640648369500 # Number of ticks simulated
final_tick 640648369500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 107808 # Simulator instruction rate (inst/s)
-host_op_rate 146820 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 49890421 # Simulator tick rate (ticks/s)
-host_mem_usage 251704 # Number of bytes of host memory used
-host_seconds 12841.11 # Real time elapsed on the host
+host_inst_rate 92518 # Simulator instruction rate (inst/s)
+host_op_rate 125998 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 42814979 # Simulator tick rate (ticks/s)
+host_mem_usage 256100 # Number of bytes of host memory used
+host_seconds 14963.18 # Real time elapsed on the host
sim_insts 1384370590 # Number of instructions simulated
sim_ops 1885325342 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 155648 # Number of bytes read from this memory
@@ -363,8 +363,8 @@ system.cpu.rename.LSQFullEvents 52259250 # Nu
system.cpu.rename.FullRegisterEvents 16 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 2968696668 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 14208671481 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 13600947598 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 607723883 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 12321480350 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 90240197 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1993140090 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 975556578 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 21287 # count of serializing insts renamed