diff options
Diffstat (limited to 'tests/long/se/40.perlbmk')
| -rw-r--r-- | tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt | 1475 | ||||
| -rw-r--r-- | tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt | 1546 |
2 files changed, 1564 insertions, 1457 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt index 580dd6a6a..23516d587 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt @@ -1,104 +1,106 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.631883 # Number of seconds simulated -sim_ticks 631883288500 # Number of ticks simulated -final_tick 631883288500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.631518 # Number of seconds simulated +sim_ticks 631518097500 # Number of ticks simulated +final_tick 631518097500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 151695 # Simulator instruction rate (inst/s) -host_op_rate 151695 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 52578725 # Simulator tick rate (ticks/s) -host_mem_usage 240040 # Number of bytes of host memory used -host_seconds 12017.85 # Real time elapsed on the host +host_inst_rate 141288 # Simulator instruction rate (inst/s) +host_op_rate 141288 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48943367 # Simulator tick rate (ticks/s) +host_mem_usage 266484 # Number of bytes of host memory used +host_seconds 12903.04 # Real time elapsed on the host sim_insts 1823043370 # Number of instructions simulated sim_ops 1823043370 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 176064 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30295168 # Number of bytes read from this memory -system.physmem.bytes_read::total 30471232 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 176064 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 176064 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 176128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30295488 # Number of bytes read from this memory +system.physmem.bytes_read::total 30471616 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 176128 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 176128 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4282112 # Number of bytes written to this memory system.physmem.bytes_written::total 4282112 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2751 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 473362 # Number of read requests responded to by this memory -system.physmem.num_reads::total 476113 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2752 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 473367 # Number of read requests responded to by this memory +system.physmem.num_reads::total 476119 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66908 # Number of write requests responded to by this memory system.physmem.num_writes::total 66908 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 278634 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47944246 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 48222880 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 278634 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 278634 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6776745 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6776745 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6776745 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 278634 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47944246 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54999625 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 476114 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 66908 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 476114 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 66908 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 30471232 # Total number of bytes read from memory -system.physmem.bytesWritten 4282112 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30471232 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 4282112 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 90 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 29447 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 29799 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 29852 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 29789 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 29692 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 29768 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 29869 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 29858 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 29771 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 29890 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 29849 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 29915 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 29796 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 29583 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 29509 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 29637 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 4125 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 4164 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 4223 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 4160 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 4142 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 4099 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 4262 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 4226 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 4233 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 4335 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 4247 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 4241 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 4098 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 4100 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 4157 # Track writes on a per bank basis -system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 631883258500 # Total gap between requests -system.physmem.readPktSize::0 0 # Categorize read packet sizes -system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 0 # Categorize read packet sizes -system.physmem.readPktSize::3 0 # Categorize read packet sizes -system.physmem.readPktSize::4 0 # Categorize read packet sizes -system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 476114 # Categorize read packet sizes -system.physmem.writePktSize::0 0 # Categorize write packet sizes -system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 0 # Categorize write packet sizes -system.physmem.writePktSize::3 0 # Categorize write packet sizes -system.physmem.writePktSize::4 0 # Categorize write packet sizes -system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 66908 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 408378 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66892 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 608 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 126 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 17 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see +system.physmem.bw_read::cpu.inst 278896 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 47972478 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 48251374 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 278896 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 278896 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6780664 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6780664 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6780664 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 278896 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 47972478 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 55032038 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 476119 # Number of read requests accepted +system.physmem.writeReqs 66908 # Number of write requests accepted +system.physmem.readBursts 476119 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 66908 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 30465984 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 5632 # Total number of bytes read from write queue +system.physmem.bytesWritten 4281664 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 30471616 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 4282112 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 88 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 29449 # Per bank write bursts +system.physmem.perBankRdBursts::1 29798 # Per bank write bursts +system.physmem.perBankRdBursts::2 29850 # Per bank write bursts +system.physmem.perBankRdBursts::3 29793 # Per bank write bursts +system.physmem.perBankRdBursts::4 29695 # Per bank write bursts +system.physmem.perBankRdBursts::5 29771 # Per bank write bursts +system.physmem.perBankRdBursts::6 29867 # Per bank write bursts +system.physmem.perBankRdBursts::7 29856 # Per bank write bursts +system.physmem.perBankRdBursts::8 29771 # Per bank write bursts +system.physmem.perBankRdBursts::9 29894 # Per bank write bursts +system.physmem.perBankRdBursts::10 29844 # Per bank write bursts +system.physmem.perBankRdBursts::11 29915 # Per bank write bursts +system.physmem.perBankRdBursts::12 29793 # Per bank write bursts +system.physmem.perBankRdBursts::13 29587 # Per bank write bursts +system.physmem.perBankRdBursts::14 29511 # Per bank write bursts +system.physmem.perBankRdBursts::15 29637 # Per bank write bursts +system.physmem.perBankWrBursts::0 4125 # Per bank write bursts +system.physmem.perBankWrBursts::1 4164 # Per bank write bursts +system.physmem.perBankWrBursts::2 4223 # Per bank write bursts +system.physmem.perBankWrBursts::3 4160 # Per bank write bursts +system.physmem.perBankWrBursts::4 4142 # Per bank write bursts +system.physmem.perBankWrBursts::5 4099 # Per bank write bursts +system.physmem.perBankWrBursts::6 4262 # Per bank write bursts +system.physmem.perBankWrBursts::7 4226 # Per bank write bursts +system.physmem.perBankWrBursts::8 4233 # Per bank write bursts +system.physmem.perBankWrBursts::9 4334 # Per bank write bursts +system.physmem.perBankWrBursts::10 4241 # Per bank write bursts +system.physmem.perBankWrBursts::11 4241 # Per bank write bursts +system.physmem.perBankWrBursts::12 4098 # Per bank write bursts +system.physmem.perBankWrBursts::13 4100 # Per bank write bursts +system.physmem.perBankWrBursts::14 4096 # Per bank write bursts +system.physmem.perBankWrBursts::15 4157 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 631518039500 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 0 # Read request sizes (log2) +system.physmem.readPktSize::3 0 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 476119 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 0 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 66908 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 408579 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 66870 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 429 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 136 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -125,29 +127,29 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2910 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 2909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 2909 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 2991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 2991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 2991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 2992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 2994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 3962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 3023 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3015 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 2993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 2991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 3033 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see @@ -157,151 +159,190 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 166584 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 208.562071 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 137.103843 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 536.299000 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-65 52740 31.66% 31.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-129 42613 25.58% 57.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-193 39946 23.98% 81.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-257 25368 15.23% 96.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-321 277 0.17% 96.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-385 122 0.07% 96.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-449 95 0.06% 96.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-513 87 0.05% 96.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-577 83 0.05% 96.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-641 94 0.06% 96.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-705 111 0.07% 96.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-769 115 0.07% 97.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-833 83 0.05% 97.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-897 90 0.05% 97.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-961 77 0.05% 97.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1025 81 0.05% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1089 76 0.05% 97.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1153 70 0.04% 97.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1217 74 0.04% 97.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1281 77 0.05% 97.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1345 78 0.05% 97.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1409 82 0.05% 97.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1473 3443 2.07% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1537 36 0.02% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1601 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1665 2 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1729 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1857 2 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1921 1 0.00% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2049 3 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2241 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2305 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2369 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2433 2 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2561 3 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2689 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3073 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3201 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3265 2 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3393 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3713 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4033 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4673 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4929 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5121 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5633 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5761 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5825 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6401 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6657 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6721 2 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6785 2 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6849 3 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6913 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-6977 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7041 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7105 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7169 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7233 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7297 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7361 2 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7425 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7489 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7553 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7617 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7681 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7745 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7809 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7873 1 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7937 2 0.00% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8001 4 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8065 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8129 1 0.00% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8193 586 0.35% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 166584 # Bytes accessed per row activation -system.physmem.totQLat 1351239750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 14292404750 # Sum of mem lat for all requests -system.physmem.totBusLat 2380120000 # Total cycles spent in databus access -system.physmem.totBankLat 10561045000 # Total cycles spent in bank access -system.physmem.avgQLat 2838.60 # Average queueing delay per request -system.physmem.avgBankLat 22185.95 # Average bank access latency per request -system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 30024.55 # Average memory access latency -system.physmem.avgRdBW 48.22 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 6.78 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 48.22 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.78 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s +system.physmem.bytesPerActivate::samples 182335 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 190.554573 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 126.681752 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 408.631079 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64 68422 37.53% 37.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128 48844 26.79% 64.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192 37964 20.82% 85.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256 20159 11.06% 96.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320 264 0.14% 96.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384 246 0.13% 96.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448 141 0.08% 96.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512 184 0.10% 96.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576 113 0.06% 96.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640 137 0.08% 96.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704 96 0.05% 96.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768 186 0.10% 96.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832 81 0.04% 96.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896 159 0.09% 97.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960 151 0.08% 97.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024 133 0.07% 97.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1088 108 0.06% 97.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1152 148 0.08% 97.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1216 143 0.08% 97.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1280 80 0.04% 97.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1344 131 0.07% 97.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408 1760 0.97% 98.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1472 1531 0.84% 99.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536 10 0.01% 99.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600 19 0.01% 99.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1664 18 0.01% 99.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1728 8 0.00% 99.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1792 14 0.01% 99.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856 14 0.01% 99.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1920 13 0.01% 99.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1984 14 0.01% 99.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2048 6 0.00% 99.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2112 10 0.01% 99.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2176 10 0.01% 99.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2240 20 0.01% 99.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304 12 0.01% 99.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2368 11 0.01% 99.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2432 18 0.01% 99.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2496 13 0.01% 99.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2560 12 0.01% 99.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2624 17 0.01% 99.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2688 12 0.01% 99.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2752 11 0.01% 99.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2816 14 0.01% 99.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2880 18 0.01% 99.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2944 12 0.01% 99.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3008 10 0.01% 99.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3072 14 0.01% 99.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3136 17 0.01% 99.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3200 14 0.01% 99.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3264 13 0.01% 99.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3328 6 0.00% 99.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3392 12 0.01% 99.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3456 9 0.00% 99.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3520 8 0.00% 99.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3584 11 0.01% 99.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3648 18 0.01% 99.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3712 9 0.00% 99.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3776 16 0.01% 99.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3840 12 0.01% 99.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3904 17 0.01% 99.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3968 14 0.01% 99.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4032 15 0.01% 99.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4096 5 0.00% 99.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4160 16 0.01% 99.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4224 14 0.01% 99.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4288 17 0.01% 99.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4352 13 0.01% 99.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4416 15 0.01% 99.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4480 11 0.01% 99.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4544 18 0.01% 99.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4608 12 0.01% 99.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4672 8 0.00% 99.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4736 9 0.00% 99.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4800 12 0.01% 99.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4864 6 0.00% 99.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4928 11 0.01% 99.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4992 11 0.01% 99.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5056 15 0.01% 99.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5120 12 0.01% 99.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5184 12 0.01% 99.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5248 11 0.01% 99.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5312 16 0.01% 99.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5376 12 0.01% 99.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5440 11 0.01% 99.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5504 13 0.01% 99.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5568 16 0.01% 99.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5632 12 0.01% 99.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5696 12 0.01% 99.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5760 17 0.01% 99.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5824 10 0.01% 99.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5888 11 0.01% 99.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5952 22 0.01% 99.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6016 11 0.01% 99.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6080 8 0.00% 99.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6144 12 0.01% 99.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6208 26 0.01% 99.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6272 26 0.01% 99.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6336 39 0.02% 99.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6400 37 0.02% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6464 7 0.00% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6528 7 0.00% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6592 6 0.00% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6656 3 0.00% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6720 7 0.00% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6784 8 0.00% 99.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6848 54 0.03% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6912 1 0.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8128 1 0.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 182335 # Bytes accessed per row activation +system.physmem.totQLat 2888041500 # Total ticks spent queuing +system.physmem.totMemAccLat 14116019000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2380155000 # Total ticks spent in databus transfers +system.physmem.totBankLat 8847822500 # Total ticks spent accessing banks +system.physmem.avgQLat 6066.92 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 18586.65 # Average bank access latency per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 29653.57 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 48.24 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 6.78 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 48.25 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 6.78 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.43 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.02 # Average read queue length over time -system.physmem.avgWrQLen 11.01 # Average write queue length over time -system.physmem.readRowHits 326147 # Number of row buffer hits during reads -system.physmem.writeRowHits 50200 # Number of row buffer hits during writes -system.physmem.readRowHitRate 68.51 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.03 # Row buffer hit rate for writes -system.physmem.avgGap 1163642.10 # Average gap between requests -system.membus.throughput 54999625 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 409258 # Transaction distribution -system.membus.trans_dist::ReadResp 409257 # Transaction distribution +system.physmem.busUtilRead 0.38 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 0.02 # Average read queue length when enqueuing +system.physmem.avgWrQLen 10.28 # Average write queue length when enqueuing +system.physmem.readRowHits 310714 # Number of row buffer hits during reads +system.physmem.writeRowHits 49883 # Number of row buffer hits during writes +system.physmem.readRowHitRate 65.27 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.55 # Row buffer hit rate for writes +system.physmem.avgGap 1162958.82 # Average gap between requests +system.physmem.pageHitRate 66.42 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 25.73 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 55031937 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 409266 # Transaction distribution +system.membus.trans_dist::ReadResp 409265 # Transaction distribution system.membus.trans_dist::Writeback 66908 # Transaction distribution -system.membus.trans_dist::ReadExReq 66856 # Transaction distribution -system.membus.trans_dist::ReadExResp 66856 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019135 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1019135 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34753344 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 34753344 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 34753344 # Total data (bytes) +system.membus.trans_dist::ReadExReq 66853 # Transaction distribution +system.membus.trans_dist::ReadExResp 66853 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019145 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1019145 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34753664 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 34753664 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 34753664 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1232718500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1230653000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4527448500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4488013000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.7 # Layer utilization (%) -system.cpu.branchPred.lookups 388901077 # Number of BP lookups -system.cpu.branchPred.condPredicted 255997466 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 25785874 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 315302493 # Number of BTB lookups -system.cpu.branchPred.BTBHits 258353491 # Number of BTB hits +system.cpu.branchPred.lookups 388926557 # Number of BP lookups +system.cpu.branchPred.condPredicted 255987580 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 25808786 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 317451636 # Number of BTB lookups +system.cpu.branchPred.BTBHits 258383726 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 81.938296 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 57247417 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 6895 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.393100 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 57269217 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 6785 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 522159380 # DTB read hits -system.cpu.dtb.read_misses 590851 # DTB read misses +system.cpu.dtb.read_hits 522276153 # DTB read hits +system.cpu.dtb.read_misses 591029 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 522750231 # DTB read accesses -system.cpu.dtb.write_hits 283002528 # DTB write hits -system.cpu.dtb.write_misses 50162 # DTB write misses +system.cpu.dtb.read_accesses 522867182 # DTB read accesses +system.cpu.dtb.write_hits 283024283 # DTB write hits +system.cpu.dtb.write_misses 50282 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 283052690 # DTB write accesses -system.cpu.dtb.data_hits 805161908 # DTB hits -system.cpu.dtb.data_misses 641013 # DTB misses +system.cpu.dtb.write_accesses 283074565 # DTB write accesses +system.cpu.dtb.data_hits 805300436 # DTB hits +system.cpu.dtb.data_misses 641311 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 805802921 # DTB accesses -system.cpu.itb.fetch_hits 394748041 # ITB hits -system.cpu.itb.fetch_misses 630 # ITB misses +system.cpu.dtb.data_accesses 805941747 # DTB accesses +system.cpu.itb.fetch_hits 394923337 # ITB hits +system.cpu.itb.fetch_misses 673 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 394748671 # ITB accesses +system.cpu.itb.fetch_accesses 394924010 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -315,98 +356,98 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 39 # Number of system calls -system.cpu.numCycles 1263766578 # number of cpu cycles simulated +system.cpu.numCycles 1263036196 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 409917284 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 3274493634 # Number of instructions fetch has processed -system.cpu.fetch.Branches 388901077 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 315600908 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 630100236 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 157853545 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 75868728 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 145 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 6965 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 27 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 394748041 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 11243258 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1247472116 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.624903 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.139302 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 410109211 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 3275361916 # Number of instructions fetch has processed +system.cpu.fetch.Branches 388926557 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 315652943 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 630278695 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 157942219 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 76359250 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 149 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 7183 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 36 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 394923337 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11250821 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1248398015 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.623652 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.139094 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 617371880 49.49% 49.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 57447684 4.61% 54.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 43286408 3.47% 57.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 71838123 5.76% 63.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 129156368 10.35% 73.68% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 46178870 3.70% 77.38% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 41219816 3.30% 80.68% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 7663689 0.61% 81.30% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 233309278 18.70% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 618119320 49.51% 49.51% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 57470502 4.60% 54.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 43321703 3.47% 57.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 71848580 5.76% 63.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 129169735 10.35% 73.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 46220345 3.70% 77.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 41223037 3.30% 80.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 7614963 0.61% 81.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 233409830 18.70% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1247472116 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.307732 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.591059 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 438201536 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 62209215 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 606414230 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 9080438 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 131566697 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 31709739 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 12402 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3193700667 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 46294 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 131566697 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 467502237 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 27351671 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 28189 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 585846018 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 35177304 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3094945067 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 153 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 15191 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 28875434 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 2054257390 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3579193509 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3493818421 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 85375087 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1248398015 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.307930 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.593245 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 438388188 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 62722157 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 606598506 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 9057712 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 131631452 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 31714965 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 12425 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3194311917 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 46335 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 131631452 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 467678490 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 27888697 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 27235 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 586017174 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 35154967 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3095577928 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 161 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 15278 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 28853292 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2054701915 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3579840201 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3494452831 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 85387369 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 669288320 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 4234 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 98 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 109722880 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 743716097 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 351305913 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 69009362 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 8819654 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2623113984 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 93 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2159995607 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 17916537 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 800006156 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 726205656 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 54 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1247472116 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.731498 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.803359 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 669732845 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 4230 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 93 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 109697167 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 743928173 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 351370571 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 69056444 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 8824928 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2623617017 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 88 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2160251370 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 17943532 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 800506396 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 726504541 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 49 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1248398015 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.730419 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.803325 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 450995748 36.15% 36.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 196797874 15.78% 51.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 251286832 20.14% 72.07% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 120757727 9.68% 81.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 104717605 8.39% 90.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 79196335 6.35% 96.50% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 24309118 1.95% 98.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 17642931 1.41% 99.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1767946 0.14% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 451794383 36.19% 36.19% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 196881070 15.77% 51.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 251357257 20.13% 72.10% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 120660417 9.67% 81.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 104720930 8.39% 90.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 79314006 6.35% 96.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 24236778 1.94% 98.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 17665275 1.42% 99.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1767899 0.14% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1247472116 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1248398015 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 1146304 3.11% 3.11% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 1146213 3.11% 3.11% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 3.11% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 3.11% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.11% # attempts to use FU when none available @@ -435,16 +476,16 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.11% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.11% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.11% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 25641829 69.66% 72.77% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 10023004 27.23% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 25664248 69.68% 72.79% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 10022787 27.21% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1234267096 57.14% 57.14% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 17095 0.00% 57.14% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1234386708 57.14% 57.14% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 17098 0.00% 57.14% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 27851364 1.29% 58.43% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 8254696 0.38% 58.81% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 27851280 1.29% 58.43% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 8254692 0.38% 58.81% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 7204649 0.33% 59.15% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.15% # Type of FU issued system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.15% # Type of FU issued @@ -469,84 +510,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.15% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.15% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.15% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 589311123 27.28% 86.43% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 293086828 13.57% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 589426190 27.29% 86.43% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 293107997 13.57% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2159995607 # Type of FU issued -system.cpu.iq.rate 1.709173 # Inst issue rate -system.cpu.iq.fu_busy_cnt 36811137 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.017042 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5471089482 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3335131409 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1989836434 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 151101522 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 88062076 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 73609987 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2119354134 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 77449858 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 62153092 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2160251370 # Type of FU issued +system.cpu.iq.rate 1.710364 # Inst issue rate +system.cpu.iq.fu_busy_cnt 36833248 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.017050 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5472576315 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3336085104 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1990052080 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 151101220 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 88112403 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 73609796 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2119632114 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 77449752 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 62130294 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 232646071 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 31940 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 75814 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 140511017 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 232858147 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 12904 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 76517 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 140575675 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4421 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 2886 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 4420 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 2986 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 131566697 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 13318869 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 540046 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2986589244 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 731786 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 743716097 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 351305913 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 93 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 134266 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1522 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 75814 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 25780444 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 27789 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 25808233 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2065907774 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 522750367 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 94087833 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 131631452 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 13854870 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 540713 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2987064962 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 734569 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 743928173 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 351370571 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 88 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 134613 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1496 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 76517 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 25801220 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 30372 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 25831592 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2066130188 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 522867337 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 94121182 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 363475167 # number of nop insts executed -system.cpu.iew.exec_refs 805803501 # number of memory reference insts executed -system.cpu.iew.exec_branches 277598296 # Number of branches executed -system.cpu.iew.exec_stores 283053134 # Number of stores executed -system.cpu.iew.exec_rate 1.634723 # Inst execution rate -system.cpu.iew.wb_sent 2065776472 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2063446421 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1180901001 # num instructions producing a value -system.cpu.iew.wb_consumers 1753223374 # num instructions consuming a value +system.cpu.iew.exec_nop 363447857 # number of nop insts executed +system.cpu.iew.exec_refs 805942372 # number of memory reference insts executed +system.cpu.iew.exec_branches 277625839 # Number of branches executed +system.cpu.iew.exec_stores 283075035 # Number of stores executed +system.cpu.iew.exec_rate 1.635844 # Inst execution rate +system.cpu.iew.wb_sent 2066015512 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2063661876 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1180966909 # num instructions producing a value +system.cpu.iew.wb_consumers 1753315236 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.632775 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.673560 # average fanout of values written-back +system.cpu.iew.wb_rate 1.633890 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.673562 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 960640976 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 961121272 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 25773841 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1115905419 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.800321 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.507651 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 25796748 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1116766563 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.798932 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.506928 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 496848865 44.52% 44.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 228666687 20.49% 65.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 119877587 10.74% 75.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 58838951 5.27% 81.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 50501288 4.53% 85.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 24162159 2.17% 87.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 19119877 1.71% 89.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 16606359 1.49% 90.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 101283646 9.08% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 497624739 44.56% 44.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 228755329 20.48% 65.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 119853189 10.73% 75.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 58815833 5.27% 81.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 50567042 4.53% 85.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 24161277 2.16% 87.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 19140455 1.71% 89.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 16628477 1.49% 90.94% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 101220222 9.06% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1115905419 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1116766563 # Number of insts commited each cycle system.cpu.commit.committedInsts 2008987604 # Number of instructions committed system.cpu.commit.committedOps 2008987604 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -557,212 +598,212 @@ system.cpu.commit.branches 266706457 # Nu system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions. system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions. system.cpu.commit.function_calls 39955347 # Number of function calls committed. -system.cpu.commit.bw_lim_events 101283646 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 101220222 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3978613943 # The number of ROB reads -system.cpu.rob.rob_writes 6070825883 # The number of ROB writes -system.cpu.timesIdled 341889 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 16294462 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3980018807 # The number of ROB reads +system.cpu.rob.rob_writes 6071851296 # The number of ROB writes +system.cpu.timesIdled 346634 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 14638181 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1823043370 # Number of Instructions Simulated system.cpu.committedOps 1823043370 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated -system.cpu.cpi 0.693218 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.693218 # CPI: Total CPI of All Threads -system.cpu.ipc 1.442548 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.442548 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2627733458 # number of integer regfile reads -system.cpu.int_regfile_writes 1496469824 # number of integer regfile writes -system.cpu.fp_regfile_reads 78811377 # number of floating regfile reads -system.cpu.fp_regfile_writes 52661114 # number of floating regfile writes +system.cpu.cpi 0.692817 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.692817 # CPI: Total CPI of All Threads +system.cpu.ipc 1.443382 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.443382 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2627972093 # number of integer regfile reads +system.cpu.int_regfile_writes 1496658984 # number of integer regfile writes +system.cpu.fp_regfile_reads 78811105 # number of floating regfile reads +system.cpu.fp_regfile_writes 52661052 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 165896459 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1470295 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1470294 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 95986 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 71645 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 71645 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20089 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3159776 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3179865 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 642816 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104184384 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 104827200 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 104827200 # Total data (bytes) +system.cpu.toL2Bus.throughput 165988542 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1470277 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1470276 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 95971 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 71640 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 71640 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20049 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3159755 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3179804 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 641536 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104183232 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 104824768 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 104824768 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 914949000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 914915000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 15605000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 15531000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2398320750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2359590250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 8334 # number of replacements -system.cpu.icache.tags.tagsinuse 1655.074457 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 394735107 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 10044 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 39300.588112 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 8311 # number of replacements +system.cpu.icache.tags.tagsinuse 1658.001589 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 394910394 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 10024 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 39396.487829 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1655.074457 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.808142 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.808142 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 394735107 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 394735107 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 394735107 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 394735107 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 394735107 # number of overall hits -system.cpu.icache.overall_hits::total 394735107 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 12934 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 12934 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 12934 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 12934 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 12934 # number of overall misses -system.cpu.icache.overall_misses::total 12934 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 381722499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 381722499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 381722499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 381722499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 381722499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 381722499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 394748041 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 394748041 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 394748041 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 394748041 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 394748041 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 394748041 # number of overall (read+write) accesses +system.cpu.icache.tags.occ_blocks::cpu.inst 1658.001589 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.809571 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.809571 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 394910394 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 394910394 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 394910394 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 394910394 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 394910394 # number of overall hits +system.cpu.icache.overall_hits::total 394910394 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 12943 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 12943 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 12943 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 12943 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 12943 # number of overall misses +system.cpu.icache.overall_misses::total 12943 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 383675499 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 383675499 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 383675499 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 383675499 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 383675499 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 383675499 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 394923337 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 394923337 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 394923337 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 394923337 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 394923337 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 394923337 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000033 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000033 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000033 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000033 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000033 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000033 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29513.104917 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 29513.104917 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 29513.104917 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 29513.104917 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 29513.104917 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 29513.104917 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 646 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29643.475160 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 29643.475160 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 29643.475160 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 29643.475160 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 29643.475160 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 29643.475160 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 706 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 49.692308 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 54.307692 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2889 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2889 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2889 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2889 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2889 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2889 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10045 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 10045 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 10045 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 10045 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 10045 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 10045 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 280085749 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 280085749 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 280085749 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 280085749 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 280085749 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 280085749 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2918 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2918 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2918 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2918 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2918 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2918 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10025 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 10025 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 10025 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 10025 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 10025 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 10025 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 281680749 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 281680749 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 281680749 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 281680749 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281680749 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 281680749 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27883.100946 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27883.100946 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27883.100946 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 27883.100946 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27883.100946 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 27883.100946 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28097.830324 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28097.830324 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28097.830324 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 28097.830324 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28097.830324 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 28097.830324 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 443335 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32690.569488 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1090072 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 476070 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.289731 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 443340 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32689.012035 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1090033 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 476076 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.289620 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 1328.456107 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.162790 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31326.950592 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.040541 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001073 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.956023 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.997637 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 7293 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1053744 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1061037 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 95986 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 95986 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 4789 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 4789 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 7293 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1058533 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1065826 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 7293 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1058533 # number of overall hits -system.cpu.l2cache.overall_hits::total 1065826 # number of overall hits +system.cpu.l2cache.tags.occ_blocks::writebacks 1332.840421 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.208896 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31320.962718 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.040675 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001074 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.955840 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.997589 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 7273 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1053738 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1061011 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 95971 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 95971 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 4787 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 4787 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 7273 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1058525 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1065798 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 7273 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1058525 # number of overall hits +system.cpu.l2cache.overall_hits::total 1065798 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 2752 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406506 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 409258 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 66856 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 66856 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406514 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 409266 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 66853 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 66853 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 2752 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 473362 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 476114 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 473367 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 476119 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 2752 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 473362 # number of overall misses -system.cpu.l2cache.overall_misses::total 476114 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 197100250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29768533500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 29965633750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5039202250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5039202250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 197100250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 34807735750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 35004836000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 197100250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 34807735750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 35004836000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 10045 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1460250 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1470295 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 95986 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 95986 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 71645 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 71645 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 10045 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1531895 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1541940 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 10045 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1531895 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1541940 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.273967 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278381 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.278351 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933157 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.933157 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.273967 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.309004 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.308776 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.273967 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.309004 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.308776 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71620.730378 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73230.243834 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 73219.420879 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75373.971670 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75373.971670 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71620.730378 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73533.016486 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73521.963227 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71620.730378 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73533.016486 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73521.963227 # average overall miss latency +system.cpu.l2cache.overall_misses::cpu.data 473367 # number of overall misses +system.cpu.l2cache.overall_misses::total 476119 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 198914750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29323124000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 29522038750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5227072250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5227072250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 198914750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 34550196250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 34749111000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 198914750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 34550196250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 34749111000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 10025 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1460252 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1470277 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 95971 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 95971 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 71640 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 71640 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 10025 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1531892 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1541917 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 10025 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1531892 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1541917 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.274514 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278386 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.278360 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933180 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.933180 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.274514 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.309008 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.308784 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.274514 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.309008 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.308784 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72280.069041 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72133.122106 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72134.110212 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78187.549549 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78187.549549 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72280.069041 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72988.180946 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72984.088012 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72280.069041 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72988.180946 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72984.088012 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -774,161 +815,177 @@ system.cpu.l2cache.cache_copies 0 # nu system.cpu.l2cache.writebacks::writebacks 66908 # number of writebacks system.cpu.l2cache.writebacks::total 66908 # number of writebacks system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2752 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406506 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 409258 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66856 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 66856 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406514 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 409266 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66853 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 66853 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 2752 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 473362 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 476114 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 473367 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 476119 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 2752 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 473362 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 476114 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 162299250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24552049500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24714348750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4233681750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4233681750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 162299250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 28785731250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 28948030500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 162299250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 28785731250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 28948030500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.273967 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278381 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278351 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933157 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933157 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.273967 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.309004 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.308776 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.273967 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.309004 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.308776 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58975.018169 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60397.754277 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60388.187280 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63325.382165 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63325.382165 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58975.018169 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60811.242242 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60800.628631 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58975.018169 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60811.242242 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60800.628631 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_misses::cpu.data 473367 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 476119 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 164199250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24183867000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24348066250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4422430250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4422430250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 164199250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 28606297250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 28770496500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 164199250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 28606297250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 28770496500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278386 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278360 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933180 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933180 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.309008 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.308784 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.309008 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.308784 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59665.425145 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 59490.858863 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59492.032688 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66151.560139 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66151.560139 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59665.425145 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60431.540961 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60427.112760 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59665.425145 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60431.540961 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60427.112760 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1527799 # number of replacements -system.cpu.dcache.tags.tagsinuse 4094.613876 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 667806397 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1531895 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 435.934837 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 399882250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4094.613876 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999662 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999662 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 458073360 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 458073360 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 209733012 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 209733012 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 25 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 25 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 667806372 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 667806372 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 667806372 # number of overall hits -system.cpu.dcache.overall_hits::total 667806372 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1925786 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1925786 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1061884 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1061884 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2987670 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2987670 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2987670 # number of overall misses -system.cpu.dcache.overall_misses::total 2987670 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 76327323000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 76327323000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 44999711104 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 44999711104 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 121327034104 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 121327034104 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 121327034104 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 121327034104 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 459999146 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 459999146 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.replacements 1527796 # number of replacements +system.cpu.dcache.tags.tagsinuse 4094.588575 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 667945835 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1531892 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 436.026714 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 408904250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4094.588575 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999655 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999655 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 458212871 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 458212871 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 209732941 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 209732941 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 23 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 23 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 667945812 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 667945812 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 667945812 # number of overall hits +system.cpu.dcache.overall_hits::total 667945812 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1925756 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1925756 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1061955 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1061955 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 2987711 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2987711 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2987711 # number of overall misses +system.cpu.dcache.overall_misses::total 2987711 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 77391156750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 77391156750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 46191877602 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 46191877602 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 78000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 78000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 123583034352 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 123583034352 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 123583034352 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 123583034352 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 460138627 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 460138627 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 210794896 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 25 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 25 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 670794042 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 670794042 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 670794042 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 670794042 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004186 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.004186 # miss rate for ReadReq accesses +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 24 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 24 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 670933523 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 670933523 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 670933523 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 670933523 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004185 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.004185 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005038 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.005038 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.004454 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.004454 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.004454 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.004454 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39634.374224 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 39634.374224 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42377.238101 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42377.238101 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 40609.248714 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 40609.248714 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 40609.248714 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 40609.248714 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 18768 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 105 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 347 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.041667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.041667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.004453 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.004453 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.004453 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.004453 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40187.415618 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 40187.415618 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43497.019744 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 43497.019744 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78000 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78000 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41363.784634 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41363.784634 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41363.784634 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41363.784634 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 17901 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 132 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 338 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 54.086455 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 105 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 52.961538 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 132 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 95986 # number of writebacks -system.cpu.dcache.writebacks::total 95986 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465536 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 465536 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 990239 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 990239 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1455775 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1455775 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1455775 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1455775 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460250 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1460250 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71645 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 71645 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1531895 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1531895 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1531895 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1531895 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41766827000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 41766827000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5159100250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5159100250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 46925927250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 46925927250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 46925927250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 46925927250 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 95971 # number of writebacks +system.cpu.dcache.writebacks::total 95971 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465505 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 465505 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 990315 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 990315 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1455820 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1455820 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1455820 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1455820 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460251 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1460251 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71640 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 71640 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1531891 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1531891 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1531891 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1531891 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41321289000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 41321289000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5347166250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5347166250 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 76000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 76000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 46668455250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 46668455250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 46668455250 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 46668455250 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003174 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003174 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002284 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002284 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002284 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002284 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28602.518062 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28602.518062 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72009.215577 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72009.215577 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30632.600309 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 30632.600309 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30632.600309 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 30632.600309 # average overall mshr miss latency +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041667 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.041667 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002283 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002283 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002283 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002283 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28297.387915 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28297.387915 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74639.394891 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74639.394891 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 76000 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76000 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30464.605674 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 30464.605674 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30464.605674 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 30464.605674 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt index d3db51b2e..2fb0bf01c 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt @@ -1,105 +1,107 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.640648 # Number of seconds simulated -sim_ticks 640648369500 # Number of ticks simulated -final_tick 640648369500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.633885 # Number of seconds simulated +sim_ticks 633884897500 # Number of ticks simulated +final_tick 633884897500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 92518 # Simulator instruction rate (inst/s) -host_op_rate 125998 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 42814979 # Simulator tick rate (ticks/s) -host_mem_usage 256100 # Number of bytes of host memory used -host_seconds 14963.18 # Real time elapsed on the host +host_inst_rate 87779 # Simulator instruction rate (inst/s) +host_op_rate 119542 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 40192628 # Simulator tick rate (ticks/s) +host_mem_usage 283676 # Number of bytes of host memory used +host_seconds 15771.17 # Real time elapsed on the host sim_insts 1384370590 # Number of instructions simulated sim_ops 1885325342 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 155648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30243840 # Number of bytes read from this memory -system.physmem.bytes_read::total 30399488 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 155648 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 155648 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 155136 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30242944 # Number of bytes read from this memory +system.physmem.bytes_read::total 30398080 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 155136 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 155136 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2432 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 472560 # Number of read requests responded to by this memory -system.physmem.num_reads::total 474992 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2424 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 472546 # Number of read requests responded to by this memory +system.physmem.num_reads::total 474970 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 242954 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47208174 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 47451128 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 242954 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 242954 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6603111 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6603111 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6603111 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 242954 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47208174 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54054239 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 474992 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 66098 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 474992 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 66098 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 30399488 # Total number of bytes read from memory -system.physmem.bytesWritten 4230272 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30399488 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 4230272 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 152 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 4361 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 29873 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 29675 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 29741 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 29701 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 29814 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 29838 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 29642 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 29441 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 29488 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 29488 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 29538 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 29646 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 29708 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 29815 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 29628 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 29804 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 4174 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 4102 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 4138 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 4148 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 4226 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 4225 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 4174 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 4097 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 4098 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 4096 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 4140 # Track writes on a per bank basis -system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 640648293500 # Total gap between requests -system.physmem.readPktSize::0 0 # Categorize read packet sizes -system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 0 # Categorize read packet sizes -system.physmem.readPktSize::3 0 # Categorize read packet sizes -system.physmem.readPktSize::4 0 # Categorize read packet sizes -system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 474992 # Categorize read packet sizes -system.physmem.writePktSize::0 0 # Categorize write packet sizes -system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 0 # Categorize write packet sizes -system.physmem.writePktSize::3 0 # Categorize write packet sizes -system.physmem.writePktSize::4 0 # Categorize write packet sizes -system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 66098 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 407729 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66641 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 67 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 16 # What read queue length does an incoming req see +system.physmem.bw_read::cpu.inst 244738 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 47710466 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 47955205 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 244738 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 244738 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6673565 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6673565 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6673565 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 244738 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 47710466 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54628770 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 474970 # Number of read requests accepted +system.physmem.writeReqs 66098 # Number of write requests accepted +system.physmem.readBursts 474970 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 30392000 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6080 # Total number of bytes read from write queue +system.physmem.bytesWritten 4230080 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 30398080 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 95 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4324 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 29875 # Per bank write bursts +system.physmem.perBankRdBursts::1 29673 # Per bank write bursts +system.physmem.perBankRdBursts::2 29745 # Per bank write bursts +system.physmem.perBankRdBursts::3 29707 # Per bank write bursts +system.physmem.perBankRdBursts::4 29817 # Per bank write bursts +system.physmem.perBankRdBursts::5 29835 # Per bank write bursts +system.physmem.perBankRdBursts::6 29655 # Per bank write bursts +system.physmem.perBankRdBursts::7 29450 # Per bank write bursts +system.physmem.perBankRdBursts::8 29485 # Per bank write bursts +system.physmem.perBankRdBursts::9 29492 # Per bank write bursts +system.physmem.perBankRdBursts::10 29547 # Per bank write bursts +system.physmem.perBankRdBursts::11 29655 # Per bank write bursts +system.physmem.perBankRdBursts::12 29700 # Per bank write bursts +system.physmem.perBankRdBursts::13 29805 # Per bank write bursts +system.physmem.perBankRdBursts::14 29629 # Per bank write bursts +system.physmem.perBankRdBursts::15 29805 # Per bank write bursts +system.physmem.perBankWrBursts::0 4174 # Per bank write bursts +system.physmem.perBankWrBursts::1 4102 # Per bank write bursts +system.physmem.perBankWrBursts::2 4138 # Per bank write bursts +system.physmem.perBankWrBursts::3 4148 # Per bank write bursts +system.physmem.perBankWrBursts::4 4226 # Per bank write bursts +system.physmem.perBankWrBursts::5 4224 # Per bank write bursts +system.physmem.perBankWrBursts::6 4174 # Per bank write bursts +system.physmem.perBankWrBursts::7 4096 # Per bank write bursts +system.physmem.perBankWrBursts::8 4096 # Per bank write bursts +system.physmem.perBankWrBursts::9 4094 # Per bank write bursts +system.physmem.perBankWrBursts::10 4096 # Per bank write bursts +system.physmem.perBankWrBursts::11 4097 # Per bank write bursts +system.physmem.perBankWrBursts::12 4098 # Per bank write bursts +system.physmem.perBankWrBursts::13 4096 # Per bank write bursts +system.physmem.perBankWrBursts::14 4096 # Per bank write bursts +system.physmem.perBankWrBursts::15 4140 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 633884833500 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 0 # Read request sizes (log2) +system.physmem.readPktSize::3 0 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 474970 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 0 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 66098 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 407902 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 66613 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 276 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 66 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -125,29 +127,29 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 2874 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 2873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 2873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 2873 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 2873 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 3008 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see @@ -157,113 +159,161 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 173268 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 199.789644 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 132.514067 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 508.333416 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-65 59669 34.44% 34.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-129 42666 24.62% 59.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-193 39942 23.05% 82.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-257 25325 14.62% 96.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-321 291 0.17% 96.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-385 110 0.06% 96.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-449 103 0.06% 97.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-513 89 0.05% 97.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-577 94 0.05% 97.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-641 79 0.05% 97.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-705 78 0.05% 97.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-769 80 0.05% 97.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-833 70 0.04% 97.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-897 76 0.04% 97.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-961 80 0.05% 97.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1025 77 0.04% 97.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1089 75 0.04% 97.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1153 70 0.04% 97.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1217 81 0.05% 97.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1281 72 0.04% 97.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1345 78 0.05% 97.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1409 72 0.04% 97.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1473 3310 1.91% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1537 3 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1601 3 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1665 4 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1857 1 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2049 2 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2113 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2177 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2241 3 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2305 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2369 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2433 4 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2497 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2561 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2689 3 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2817 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3009 1 0.00% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3073 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3137 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3457 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3649 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3777 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-3969 1 0.00% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4161 78 0.05% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4225 2 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4289 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4353 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4865 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5121 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5377 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8001 1 0.00% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8193 558 0.32% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 173268 # Bytes accessed per row activation -system.physmem.totQLat 1888421000 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 14966831000 # Sum of mem lat for all requests -system.physmem.totBusLat 2374200000 # Total cycles spent in databus access -system.physmem.totBankLat 10704210000 # Total cycles spent in bank access -system.physmem.avgQLat 3976.96 # Average queueing delay per request -system.physmem.avgBankLat 22542.77 # Average bank access latency per request -system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 31519.74 # Average memory access latency -system.physmem.avgRdBW 47.45 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 6.60 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 47.45 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.60 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.42 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.02 # Average read queue length over time -system.physmem.avgWrQLen 17.45 # Average write queue length over time -system.physmem.readRowHits 318007 # Number of row buffer hits during reads -system.physmem.writeRowHits 49644 # Number of row buffer hits during writes -system.physmem.readRowHitRate 66.97 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.11 # Row buffer hit rate for writes -system.physmem.avgGap 1183995.81 # Average gap between requests -system.membus.throughput 54054139 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 408917 # Transaction distribution -system.membus.trans_dist::ReadResp 408916 # Transaction distribution +system.physmem.bytesPerActivate::samples 190556 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 181.682403 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 122.345891 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 377.529861 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64 76623 40.21% 40.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128 50018 26.25% 66.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192 37571 19.72% 86.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256 19599 10.29% 96.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320 202 0.11% 96.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384 233 0.12% 96.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448 93 0.05% 96.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512 219 0.11% 96.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576 79 0.04% 96.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640 231 0.12% 97.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704 59 0.03% 97.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768 225 0.12% 97.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832 74 0.04% 97.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896 178 0.09% 97.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960 61 0.03% 97.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024 176 0.09% 97.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1088 47 0.02% 97.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1152 188 0.10% 97.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1216 71 0.04% 97.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1280 186 0.10% 97.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1344 71 0.04% 97.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408 3176 1.67% 99.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1472 17 0.01% 99.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536 14 0.01% 99.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600 12 0.01% 99.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1664 11 0.01% 99.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1728 7 0.00% 99.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1792 10 0.01% 99.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856 16 0.01% 99.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1920 14 0.01% 99.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1984 19 0.01% 99.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2048 23 0.01% 99.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2112 18 0.01% 99.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2176 9 0.00% 99.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2240 11 0.01% 99.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304 13 0.01% 99.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2368 10 0.01% 99.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2432 12 0.01% 99.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2496 24 0.01% 99.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2560 8 0.00% 99.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2624 18 0.01% 99.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2688 22 0.01% 99.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2752 22 0.01% 99.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2816 14 0.01% 99.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2880 12 0.01% 99.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2944 11 0.01% 99.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3008 10 0.01% 99.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3072 8 0.00% 99.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3136 14 0.01% 99.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3200 4 0.00% 99.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3264 19 0.01% 99.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3328 19 0.01% 99.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3392 21 0.01% 99.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3456 17 0.01% 99.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3520 18 0.01% 99.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3584 12 0.01% 99.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3648 19 0.01% 99.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3712 10 0.01% 99.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3776 12 0.01% 99.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3840 10 0.01% 99.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3904 12 0.01% 99.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3968 16 0.01% 99.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4032 16 0.01% 99.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4096 16 0.01% 99.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4160 31 0.02% 99.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4224 17 0.01% 99.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4288 10 0.01% 99.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4352 9 0.00% 99.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4416 11 0.01% 99.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4480 6 0.00% 99.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4544 17 0.01% 99.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4608 12 0.01% 99.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4672 16 0.01% 99.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4736 14 0.01% 99.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4800 19 0.01% 99.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4864 17 0.01% 99.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4928 16 0.01% 99.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4992 3 0.00% 99.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5056 13 0.01% 99.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5120 6 0.00% 99.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5184 7 0.00% 99.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5248 7 0.00% 99.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5312 10 0.01% 99.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5376 14 0.01% 99.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5440 20 0.01% 99.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5504 16 0.01% 99.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5568 15 0.01% 99.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5632 12 0.01% 99.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5696 34 0.02% 99.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5760 69 0.04% 99.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5824 58 0.03% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5888 3 0.00% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5952 1 0.00% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6016 3 0.00% 99.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6080 8 0.00% 99.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6144 59 0.03% 99.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6208 4 0.00% 99.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6272 19 0.01% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 190556 # Bytes accessed per row activation +system.physmem.totQLat 3723849000 # Total ticks spent queuing +system.physmem.totMemAccLat 15162897750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2374375000 # Total ticks spent in databus transfers +system.physmem.totBankLat 9064673750 # Total ticks spent accessing banks +system.physmem.avgQLat 7841.75 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 19088.55 # Average bank access latency per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 31930.29 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 47.95 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 6.67 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 47.96 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 6.67 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 0.43 # Data bus utilization in percentage +system.physmem.busUtilRead 0.37 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 0.02 # Average read queue length when enqueuing +system.physmem.avgWrQLen 4.41 # Average write queue length when enqueuing +system.physmem.readRowHits 301072 # Number of row buffer hits during reads +system.physmem.writeRowHits 49342 # Number of row buffer hits during writes +system.physmem.readRowHitRate 63.40 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.65 # Row buffer hit rate for writes +system.physmem.avgGap 1171543.75 # Average gap between requests +system.physmem.pageHitRate 64.77 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 24.91 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 54628770 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 408895 # Transaction distribution +system.membus.trans_dist::ReadResp 408895 # Transaction distribution system.membus.trans_dist::Writeback 66098 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4361 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4361 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4324 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4324 # Transaction distribution system.membus.trans_dist::ReadExReq 66075 # Transaction distribution system.membus.trans_dist::ReadExResp 66075 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1024803 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1024803 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34629696 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 34629696 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 34629696 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1024686 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1024686 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34628352 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 34628352 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 34628352 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1215067500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1216897000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4480877139 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4442648676 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.7 # Layer utilization (%) -system.cpu.branchPred.lookups 451070712 # Number of BP lookups -system.cpu.branchPred.condPredicted 361199071 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 31575662 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 266989928 # Number of BTB lookups -system.cpu.branchPred.BTBHits 238695746 # Number of BTB hits +system.cpu.branchPred.lookups 445875274 # Number of BP lookups +system.cpu.branchPred.condPredicted 355714891 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 31013117 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 262160312 # Number of BTB lookups +system.cpu.branchPred.BTBHits 234316871 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 89.402528 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 53258278 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 2806364 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 89.379231 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 52540791 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 2805997 # Number of incorrect RAS predictions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -307,100 +357,100 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1411 # Number of system calls -system.cpu.numCycles 1281296740 # number of cpu cycles simulated +system.cpu.numCycles 1267769796 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 365834433 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2312845521 # Number of instructions fetch has processed -system.cpu.fetch.Branches 451070712 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 291954024 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 613483563 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 162414515 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 128244265 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 613 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 11411 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 359604051 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2297734506 # Number of instructions fetch has processed +system.cpu.fetch.Branches 445875274 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 286857662 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 606667357 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 159378109 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 130943287 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 611 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 11360 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 133 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 346004157 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 12181247 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1238361342 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.567207 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.166964 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 340050056 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11891209 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1225539818 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.573745 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.170795 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 624922537 50.46% 50.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 43984122 3.55% 54.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 100783073 8.14% 62.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 58015364 4.68% 66.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 73986941 5.97% 72.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 44117238 3.56% 76.38% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 31886448 2.57% 78.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 33644071 2.72% 81.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 227021548 18.33% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 618917347 50.50% 50.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 42971146 3.51% 54.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 97897325 7.99% 62.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 56071890 4.58% 66.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 75061628 6.12% 72.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 45063261 3.68% 76.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 31435951 2.57% 78.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 31903606 2.60% 81.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 226217664 18.46% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1238361342 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.352042 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.805082 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 416001710 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 101876756 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 574960463 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 14748325 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 130774088 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 46845433 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 13115 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3066767432 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 27354 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 130774088 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 450873553 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 37362667 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 459915 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 552824643 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 66066476 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2984722482 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 106 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 4345913 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 52259250 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 16 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 2968696668 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 14208671481 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 12321480350 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 90240197 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1225539818 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.351701 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.812423 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 410024939 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 104223819 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 567090713 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 15899066 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 128301281 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 47087821 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 11947 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3044373258 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 26488 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 128301281 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 445072814 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 37752394 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 469546 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 545867989 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 68075794 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2962731385 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 107 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 4402501 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 53439360 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 9 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 2946792223 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 14100168268 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 12232464769 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 87261724 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1993140090 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 975556578 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 21287 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 18729 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 172024073 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 975055963 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 496398991 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 36275443 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 40590257 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2826416078 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 28152 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2457324643 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 15915709 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 928556403 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2380098621 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 6768 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1238361342 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.984336 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.868331 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 953652133 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 20387 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 17854 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 175792199 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 972804227 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 491413736 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 36509550 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 42116928 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2808310459 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 27673 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2443543142 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 13552705 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 910455744 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 2345608138 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 6289 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1225539818 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.993850 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.871016 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 394006079 31.82% 31.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 183256590 14.80% 46.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 205523874 16.60% 63.21% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 174394872 14.08% 77.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 137878376 11.13% 88.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 90899666 7.34% 95.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 36275985 2.93% 98.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 12839255 1.04% 99.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 3286645 0.27% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 386142313 31.51% 31.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 183212489 14.95% 46.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 204921233 16.72% 63.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 171581285 14.00% 77.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 134431508 10.97% 88.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 92278264 7.53% 95.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 37194117 3.03% 98.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 12766594 1.04% 99.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 3012015 0.25% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1238361342 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1225539818 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 691696 0.78% 0.78% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 24382 0.03% 0.81% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 692354 0.79% 0.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 24381 0.03% 0.81% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.81% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.81% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.81% # attempts to use FU when none available @@ -428,118 +478,118 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.81% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.81% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.81% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.81% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 55024342 62.24% 63.05% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 32666949 36.95% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 55108221 62.64% 63.46% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 32145057 36.54% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1118619814 45.52% 45.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11223087 0.46% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 3 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 45.98% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 46.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 6876474 0.28% 46.31% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 5501669 0.22% 46.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 23389012 0.95% 47.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.49% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.49% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 843037947 34.31% 81.80% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 447301347 18.20% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1110380096 45.44% 45.44% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11223911 0.46% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 3 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 45.90% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 45.96% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 45.96% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 6876476 0.28% 46.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 5502670 0.23% 46.46% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.46% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 23408416 0.96% 47.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.42% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.42% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 840781219 34.41% 81.83% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 443995061 18.17% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2457324643 # Type of FU issued -system.cpu.iq.rate 1.917842 # Inst issue rate -system.cpu.iq.fu_busy_cnt 88407369 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.035977 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 6133604202 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3666175191 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2269813505 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 123729504 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 88892403 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 56421926 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2481804628 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 63927384 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 85672552 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2443543142 # Type of FU issued +system.cpu.iq.rate 1.927434 # Inst issue rate +system.cpu.iq.fu_busy_cnt 87970013 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.036001 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 6090822143 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3633185531 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 2257760958 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 123326677 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 85675338 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 56498576 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2467787139 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 63726016 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 85165626 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 343668782 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 27729 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 1429255 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 219403694 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 341417046 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 38150 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 1428012 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 214418439 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 5 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 304 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 6 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 322 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 130774088 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 15649984 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 1558990 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2826456693 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 641968 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 975055963 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 496398991 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 18166 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1553675 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 2519 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 1429255 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 33789507 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 2118647 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 35908154 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2378923796 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 796860173 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 78400847 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 128301281 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 16032166 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1560767 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2808350603 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 961806 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 972804227 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 491413736 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 17687 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1557116 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2524 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 1428012 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 32911757 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1861954 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 34773711 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2367002070 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 794874980 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 76541072 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 12463 # number of nop insts executed -system.cpu.iew.exec_refs 1223764024 # number of memory reference insts executed -system.cpu.iew.exec_branches 324680497 # Number of branches executed -system.cpu.iew.exec_stores 426903851 # Number of stores executed -system.cpu.iew.exec_rate 1.856653 # Inst execution rate -system.cpu.iew.wb_sent 2351973532 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2326235431 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1354756756 # num instructions producing a value -system.cpu.iew.wb_consumers 2530303455 # num instructions consuming a value +system.cpu.iew.exec_nop 12471 # number of nop insts executed +system.cpu.iew.exec_refs 1219940656 # number of memory reference insts executed +system.cpu.iew.exec_branches 321608336 # Number of branches executed +system.cpu.iew.exec_stores 425065676 # Number of stores executed +system.cpu.iew.exec_rate 1.867060 # Inst execution rate +system.cpu.iew.wb_sent 2340031230 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2314259534 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1351078205 # num instructions producing a value +system.cpu.iew.wb_consumers 2527156960 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.815532 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.535413 # average fanout of values written-back +system.cpu.iew.wb_rate 1.825457 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.534624 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 941120455 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 923014366 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 21384 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 31562826 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1107587254 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.702201 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.378361 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 31001379 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1097238537 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.718256 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.389874 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 463154673 41.82% 41.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 291887882 26.35% 68.17% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 96478924 8.71% 76.88% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 70059146 6.33% 83.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 46846853 4.23% 87.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 22330225 2.02% 89.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 15798039 1.43% 90.88% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 11765677 1.06% 91.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 89265835 8.06% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 455331878 41.50% 41.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 289999556 26.43% 67.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 95581485 8.71% 76.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 70096070 6.39% 83.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 46571745 4.24% 87.27% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 22195585 2.02% 89.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 15856765 1.45% 90.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 11363497 1.04% 91.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 90241956 8.22% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1107587254 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1097238537 # Number of insts commited each cycle system.cpu.commit.committedInsts 1384381606 # Number of instructions committed system.cpu.commit.committedOps 1885336358 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -550,222 +600,222 @@ system.cpu.commit.branches 298259106 # Nu system.cpu.commit.fp_insts 52289415 # Number of committed floating point instructions. system.cpu.commit.int_insts 1653698867 # Number of committed integer instructions. system.cpu.commit.function_calls 41577833 # Number of function calls committed. -system.cpu.commit.bw_lim_events 89265835 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 90241956 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3844759887 # The number of ROB reads -system.cpu.rob.rob_writes 5783698867 # The number of ROB writes -system.cpu.timesIdled 353367 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 42935398 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3815328960 # The number of ROB reads +system.cpu.rob.rob_writes 5745013824 # The number of ROB writes +system.cpu.timesIdled 352945 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 42229978 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1384370590 # Number of Instructions Simulated system.cpu.committedOps 1885325342 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 1384370590 # Number of Instructions Simulated -system.cpu.cpi 0.925545 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.925545 # CPI: Total CPI of All Threads -system.cpu.ipc 1.080445 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.080445 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 11851555490 # number of integer regfile reads -system.cpu.int_regfile_writes 2239006966 # number of integer regfile writes -system.cpu.fp_regfile_reads 68795802 # number of floating regfile reads -system.cpu.fp_regfile_writes 49533000 # number of floating regfile writes -system.cpu.misc_regfile_reads 1371543913 # number of misc regfile reads +system.cpu.cpi 0.915773 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.915773 # CPI: Total CPI of All Threads +system.cpu.ipc 1.091973 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.091973 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 11799440532 # number of integer regfile reads +system.cpu.int_regfile_writes 2227507770 # number of integer regfile writes +system.cpu.fp_regfile_reads 68853045 # number of floating regfile reads +system.cpu.fp_regfile_writes 49554235 # number of floating regfile writes +system.cpu.misc_regfile_reads 1367872939 # number of misc regfile reads system.cpu.misc_regfile_writes 13772902 # number of misc regfile writes -system.cpu.toL2Bus.throughput 165989839 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1492758 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1492757 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 96304 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 4364 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 4364 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 72519 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 72519 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52387 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3178835 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3231222 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1536768 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104525120 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 106061888 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 106061888 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 279232 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 929276999 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 167773046 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1492868 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1492867 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 96315 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 4328 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 4328 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 72518 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 72518 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52441 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3178974 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3231415 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1539648 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104532224 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 106071872 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 106071872 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 276928 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 929329999 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 43029998 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 42995247 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2407943085 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2368559798 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 22329 # number of replacements -system.cpu.icache.tags.tagsinuse 1638.931929 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 345969528 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 24011 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 14408.792970 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 22373 # number of replacements +system.cpu.icache.tags.tagsinuse 1644.727747 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 340012575 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 24056 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 14134.210800 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1638.931929 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.800260 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.800260 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 345973619 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 345973619 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 345973619 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 345973619 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 345973619 # number of overall hits -system.cpu.icache.overall_hits::total 345973619 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 30537 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 30537 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 30537 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 30537 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 30537 # number of overall misses -system.cpu.icache.overall_misses::total 30537 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 527751245 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 527751245 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 527751245 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 527751245 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 527751245 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 527751245 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 346004156 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 346004156 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 346004156 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 346004156 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 346004156 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 346004156 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000088 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000088 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000088 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000088 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000088 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000088 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17282.354030 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 17282.354030 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 17282.354030 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 17282.354030 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 17282.354030 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 17282.354030 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1734 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 1644.727747 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.803090 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.803090 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 340019150 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 340019150 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 340019150 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 340019150 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 340019150 # number of overall hits +system.cpu.icache.overall_hits::total 340019150 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 30904 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 30904 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 30904 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 30904 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 30904 # number of overall misses +system.cpu.icache.overall_misses::total 30904 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 530577244 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 530577244 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 530577244 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 530577244 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 530577244 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 530577244 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 340050054 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 340050054 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 340050054 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 340050054 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 340050054 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 340050054 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000091 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000091 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000091 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000091 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000091 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000091 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17168.562128 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 17168.562128 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 17168.562128 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 17168.562128 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 17168.562128 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 17168.562128 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1738 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 32 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 31 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 54.187500 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 56.064516 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2162 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2162 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2162 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2162 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2162 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2162 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 28375 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 28375 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 28375 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 28375 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 28375 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 28375 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 422292499 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 422292499 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 422292499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 422292499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 422292499 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 422292499 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000082 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000082 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000082 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000082 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000082 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000082 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14882.555031 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14882.555031 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14882.555031 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 14882.555031 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14882.555031 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 14882.555031 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2520 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2520 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2520 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2520 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2520 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2520 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 28384 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 28384 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 28384 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 28384 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 28384 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 28384 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 424232750 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 424232750 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 424232750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 424232750 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 424232750 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 424232750 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000083 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000083 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000083 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000083 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000083 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000083 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14946.193278 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14946.193278 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14946.193278 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 14946.193278 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14946.193278 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 14946.193278 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 442208 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32680.533022 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1109569 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 474957 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.336146 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 442189 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32678.484609 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1109448 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 474936 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.335995 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 1291.826262 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 50.114345 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31338.592416 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.039423 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001529 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.956378 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.997331 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 21578 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1057872 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1079450 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 96304 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 96304 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 6444 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 6444 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 21578 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1064316 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1085894 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 21578 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1064316 # number of overall hits -system.cpu.l2cache.overall_hits::total 1085894 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2434 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406511 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 408945 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 4361 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 4361 # number of UpgradeReq misses +system.cpu.l2cache.tags.occ_blocks::writebacks 1308.214481 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 48.900676 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31321.369452 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.039924 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001492 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.955852 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.997268 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 21631 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1057987 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1079618 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 96315 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 96315 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 6443 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 6443 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 21631 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1064430 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1086061 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 21631 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1064430 # number of overall hits +system.cpu.l2cache.overall_hits::total 1086061 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2426 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406497 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 408923 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 4324 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 4324 # number of UpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 66075 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66075 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2434 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 472586 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 475020 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2434 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 472586 # number of overall misses -system.cpu.l2cache.overall_misses::total 475020 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 173732500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 30711118250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 30884850750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4593677250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4593677250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 173732500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 35304795500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 35478528000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 173732500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 35304795500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 35478528000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 24012 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1464383 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1488395 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 96304 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 96304 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4364 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 4364 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 72519 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 72519 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 24012 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1536902 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1560914 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 24012 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1536902 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1560914 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.101366 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277599 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.274756 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999313 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999313 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911141 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.911141 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.101366 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.307493 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.304322 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.101366 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.307493 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.304322 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71377.362366 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75548.062045 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75523.238455 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69522.167991 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69522.167991 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71377.362366 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74705.546715 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74688.493116 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71377.362366 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74705.546715 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74688.493116 # average overall miss latency +system.cpu.l2cache.demand_misses::cpu.inst 2426 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 472572 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 474998 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2426 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 472572 # number of overall misses +system.cpu.l2cache.overall_misses::total 474998 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 175176750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 30663807500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 30838984250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4756616500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4756616500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 175176750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 35420424000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 35595600750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 175176750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 35420424000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 35595600750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 24057 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1464484 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1488541 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 96315 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 96315 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4328 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 4328 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 72518 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 72518 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 24057 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1537002 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1561059 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 24057 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1537002 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1561059 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.100844 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277570 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.274714 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999076 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999076 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911153 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911153 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.100844 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.307463 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.304279 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.100844 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.307463 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.304279 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72208.058533 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75434.277498 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75415.137446 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71988.142263 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71988.142263 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72208.058533 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74952.438993 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74938.422372 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72208.058533 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74952.438993 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74938.422372 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -785,184 +835,184 @@ system.cpu.l2cache.demand_mshr_hits::total 28 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 26 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 28 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2432 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406485 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 408917 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4361 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 4361 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2424 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406471 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 408895 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4324 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 4324 # number of UpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66075 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66075 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2432 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 472560 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 474992 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2432 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 472560 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 474992 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 142964000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 25574268250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25717232250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 43614361 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 43614361 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3760538250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3760538250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 142964000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 29334806500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 29477770500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 142964000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 29334806500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 29477770500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.101283 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277581 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274737 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999313 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999313 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911141 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911141 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.101283 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307476 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.304304 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.101283 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307476 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.304304 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58784.539474 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62915.650639 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62891.081197 # average ReadReq mshr miss latency +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2424 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 472546 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 474970 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2424 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 472546 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 474970 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 144597750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 25603608250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25748206000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 43244324 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 43244324 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3924227000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3924227000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 144597750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 29527835250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 29672433000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 144597750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 29527835250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 29672433000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.100761 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277552 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274695 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999076 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999076 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911153 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911153 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.100761 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307447 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.304261 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.100761 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307447 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.304261 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59652.537129 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62989.999902 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62970.214847 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56913.178207 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56913.178207 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58784.539474 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62076.363848 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62059.509423 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58784.539474 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62076.363848 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62059.509423 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59390.495649 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59390.495649 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59652.537129 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62486.689656 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62472.225614 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59652.537129 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62486.689656 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62472.225614 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1532805 # number of replacements -system.cpu.dcache.tags.tagsinuse 4094.435174 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 972917364 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1536901 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 633.038409 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 392115250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4094.435174 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999618 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999618 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 696790485 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 696790485 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 276093216 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 276093216 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10000 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 10000 # number of LoadLockedReq hits +system.cpu.dcache.tags.replacements 1532905 # number of replacements +system.cpu.dcache.tags.tagsinuse 4094.387385 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 971436889 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1537001 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 632.033999 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 400661250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4094.387385 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999606 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999606 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 695310256 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 695310256 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 276092959 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 276092959 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 9998 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 9998 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 9985 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 9985 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 972883701 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 972883701 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 972883701 # number of overall hits -system.cpu.dcache.overall_hits::total 972883701 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1953888 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1953888 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 842462 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 842462 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 971403215 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 971403215 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 971403215 # number of overall hits +system.cpu.dcache.overall_hits::total 971403215 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1954136 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1954136 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 842719 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 842719 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2796350 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2796350 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2796350 # number of overall misses -system.cpu.dcache.overall_misses::total 2796350 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 79173694807 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 79173694807 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 56852278531 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 56852278531 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 204750 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 204750 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 136025973338 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 136025973338 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 136025973338 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 136025973338 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 698744373 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 698744373 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 2796855 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2796855 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2796855 # number of overall misses +system.cpu.dcache.overall_misses::total 2796855 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 80332980069 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 80332980069 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 58617620770 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 58617620770 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 225000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 225000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 138950600839 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 138950600839 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 138950600839 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 138950600839 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 697264392 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 697264392 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10003 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 10003 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10001 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 10001 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 9985 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 9985 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 975680051 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 975680051 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 975680051 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 975680051 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002796 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.002796 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003042 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.003042 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 974200070 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 974200070 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 974200070 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 974200070 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002803 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.002803 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003043 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.003043 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000300 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000300 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.002866 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.002866 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.002866 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.002866 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40521.101930 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 40521.101930 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67483.493061 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 67483.493061 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68250 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68250 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 48644.115843 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 48644.115843 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 48644.115843 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 48644.115843 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2745 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 853 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 62 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 89 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.274194 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 9.584270 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.002871 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.002871 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.002871 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.002871 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41109.206355 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 41109.206355 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69557.730121 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 69557.730121 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 75000 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75000 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 49681.017013 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 49681.017013 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 49681.017013 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 49681.017013 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2430 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 892 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 56 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 86 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.392857 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 10.372093 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 96304 # number of writebacks -system.cpu.dcache.writebacks::total 96304 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 489504 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 489504 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 765580 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 765580 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 96315 # number of writebacks +system.cpu.dcache.writebacks::total 96315 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 489650 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 489650 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 765875 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 765875 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1255084 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1255084 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1255084 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1255084 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464384 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1464384 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76882 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 76882 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1541266 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1541266 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1541266 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1541266 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 42754567776 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 42754567776 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4832230139 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4832230139 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47586797915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 47586797915 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47586797915 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 47586797915 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002096 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002096 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000278 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000278 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001580 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.001580 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001580 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.001580 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29196.281697 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29196.281697 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62852.555071 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62852.555071 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30875.136359 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 30875.136359 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30875.136359 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 30875.136359 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_hits::cpu.data 1255525 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1255525 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1255525 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1255525 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464486 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1464486 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76844 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 76844 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1541330 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1541330 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1541330 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1541330 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 42708562776 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 42708562776 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4994223926 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4994223926 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47702786702 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 47702786702 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47702786702 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 47702786702 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002100 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002100 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000277 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000277 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001582 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.001582 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001582 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.001582 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29162.834452 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29162.834452 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64991.722529 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64991.722529 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30949.106747 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 30949.106747 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30949.106747 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 30949.106747 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |